# RENESAS

# R1EX24004ASAS0A R1EX24004ATAS0A

Two-wire serial interface 4k EEPROM (512-word × 8-bit)

> REJ03C0353-0100 Rev.1.00 Apr. 21, 2008

# Description

R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). They realize high speed, low power consumption and a high level of reliability by employing advanced MNOS memory technology and CMOS process and low voltage circuitry technology. They also have a 16-byte page programming function to make their write operation faster.

Note: Renesas Technology's serial EEPROM are authorized for using consumer applications such as cellular phone, camcorders, audio equipment. Therefore, please contact Renesas Technology's sales office before using industrial applications such as automotive systems, embedded controllers, and meters.

### Features

- Single supply: 1.8 V to 5.5 V
- Two-wire serial interface (I<sup>2</sup>C serial bus)
- Clock frequency: 400 kHz
- Power dissipation:
  - Standby: 2 µA (max)
  - Active (Read): 1 mA (max)
  - Active (Write): 2.5 mA (max)
- Automatic page write: 16-byte/page
- Write cycle time: 5 ms
- Endurance: 10<sup>6</sup> Cycles
- Data retention: 10 Years




- Small size packages: SOP-8pin, TSSOP-8pin
- Shipping tape and reel
  - TSSOP 8-pin: 3,000 IC/reel
  - SOP 8-pin: 2,500 IC/reel
- Temperature range: -40 to  $+85^{\circ}$ C
- Lead free products.

# **Ordering Information**

Туре No.	Internal organization	Operating voltage	Frequency	Package
R1EX24004ASAS0A	4k bit (512 × 8-bit)	1.8 V to 5.5 V	400 kHz	150 mil 8-pin plastic SOP PRSP0008DF-B (FP-8DBV) Lead free
R1EX24004ATAS0A	4k bit (512 × 8-bit)	1.8 V to 5.5 V	400 kHz	8-pin plastic TSSOP PTSP0008JC-B (TTP-8DAV) Lead free

# **Pin Arrangement**






# **Pin Description**

Pin name	Function	
A0 to A2	Device address	
SCL	Serial clock input	
SDA	Serial data input/output	
WP	Write protect	
V <sub>cc</sub>	Power supply	
V <sub>cc</sub> V <sub>ss</sub> NC	Ground	
NC	No connection	

# **Block Diagram**



# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	
Supply voltage relative to $V_{\mbox{\tiny SS}}$	V <sub>cc</sub>	-0.6 to +7.0	V	
Input voltage relative to $V_{ss}$	Vin	-0.5* <sup>2</sup> to +7.0* <sup>3</sup>	V	
Operating temperature range*1	Topr	-40 to +85	°C	
Storage temperature range	Tstg	–55 to +125	°C	

Notes: 1. Including electrical characteristics and data retention.

2. Vin (min): -3.0 V for pulse width  $\leq 50$  ns.

3. Should not exceed V $_{\rm cc}$  + 1.0 V.



# **DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>cc</sub>	1.8		5.5	V
	V <sub>ss</sub>	0	0	0	V
Input high voltage	V	$V_{cc}  imes 0.7$		V <sub>cc</sub> + 0.5	V
Input low voltage	V	-0.3*1		$V_{cc}  imes 0.3$	V
Operating temperature	Topr	-40		+85	°C

Notes: 1.  $V_{\mu}$  (min): -1.0 V for pulse width  $\leq$  50 ns.

# **DC Characteristics** (Ta = -40 to $+85^{\circ}$ C, V<sub>cc</sub> = 1.8 V to 5.5 V)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>			2.0	μA	$V_{cc} = 5.5 \text{ V}, \text{ Vin} = 0 \text{ to } 5.5 \text{ V}$
Output leakage current	I <sub>LO</sub>			2.0	μA	$V_{cc} = 5.5 \text{ V}, \text{ Vout} = 0 \text{ to } 5.5 \text{ V}$
Standby $V_{cc}$ current	I <sub>SB</sub>		1.0	2.0	μA	Vin = $V_{ss}$ or $V_{cc}$
Read $V_{cc}$ current	I <sub>CC1</sub>			1.0	mA	$V_{cc}$ = 5.5 V, Read at 400 kHz
Write $V_{cc}$ current	I <sub>CC2</sub>	—		2.5	mA	$V_{cc}$ = 5.5 V, Write at 400 kHz
Output low voltage	V <sub>OL2</sub>			0.4	V	$V_{\rm cc}$ = 2.7 to 5.5 V, $I_{\rm oL}$ = 3.0 mA
	V <sub>OL1</sub>			0.2	V	$V_{\rm cc}$ = 1.8 to 2.7 V, $I_{\rm oL}$ = 1.5 mA

## **Capacitance** (Ta = +25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance (A0 to A2, SCL, WP)	Cin* <sup>1</sup>		_	6.0	pF	Vin = 0 V
Output capacitance (SDA)	C <sub>I/0</sub> * <sup>1</sup>			6.0	pF	Vout = 0 V

Note: 1. This parameter is sampled and not 100% tested.



#### AC Characteristics (Ta = -40 to $+85^{\circ}$ C, V<sub>cc</sub> = 1.8 to 5.5 V)

#### **Test Conditions**

• Input pules levels:

$$-V_{IL} = 0.2 \times V_{CC}$$

$$-V_{IH} = 0.8 \times V_{CC}$$

- Input rise and fall time:  $\leq 20$  ns
- Input and output timing reference levels:  $0.5 \times V_{\rm cc}$
- Output load: TTL Gate + 100 pF

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Clock frequency	f <sub>scl</sub>		_	400	kHz	
Clock pulse width low	t <sub>LOW</sub>	1200			ns	
Clock pulse width high	t <sub>ніgh</sub>	600	_		ns	
Noise suppression time	t,	_	_	50	ns	1
Access time	t <sub>AA</sub>	100	_	900	ns	
Bus free time for next mode	t <sub>BUF</sub>	1200	_		ns	
Start hold time	t <sub>HD.STA</sub>	600	_		ns	
Start setup time	t <sub>su.sta</sub>	600			ns	
Data in hold time	t <sub>HD.DAT</sub>	0	_		ns	
Data in setup time	t <sub>su.dat</sub>	100			ns	
Input rise time	t <sub>R</sub>		_	300	ns	1
Input fall time	t <sub>F</sub>			300	ns	1
Stop setup time	t <sub>su.sto</sub>	600			ns	
Data out hold time	t <sub>DH</sub>	50	_		ns	
Write protect hold time	t <sub>HD.WP</sub>	1200		_	ns	
Write protect setup time	t <sub>su.wp</sub>	0		_	ns	
Write cycle time	t <sub>wc</sub>			5	ms	2
Erase/Write Endurance			10 <sup>6</sup>	_	cycles	3

Notes: 1. This parameter is sampled and not 100% tested.

2.  $t_{wc}$  is the time from a stop condition to the end of internally controlled write cycle.

3. This parameter is sampled and not 100% tested.


10<sup>6</sup> Cycles (Ta = 25°C)

 $10^5$  Cycles (Ta =  $85^\circ$ C)




# **Timing Waveforms**

#### **Bus Timing**



Write Cycle Timing





# **Pin Function**


#### Serial Clock (SCL)

The SCL pin is used to control serial input/output data timing. The SCL input is used to positive edge clock data into EEPROM device and negative edge clock data out of each device. Maximum clock rate is 400 kHz.

#### Serial Input/Output Data (SDA)

The SDA pin is bidirectional for serial data transfer. The SDA pin needs to be pulled up by resistor as that pin is open-drain driven structure. Use proper resistor value for your system by considering  $V_{OL}$ ,  $I_{OL}$  and the SDA pin capacitance. Except for a start condition and a stop condition which will be discussed later, the SDA transition needs to be completed during the SCL low period.

#### Data Validity (SDA data change timing waveform)





#### Device Address (A0, A1, A2)

Four devices can be wired for one common data bus line as maximum. Device address pins are used to distinguish each device and device address pins should be connected to  $V_{cc}$  or  $V_{ss}$ . When device address code provided from SDA pin matches corresponding hard-wired device address pins A0 to A2, that one device can be activated.

#### Pin Connections for A0 to A2

		Pin conn	ection			
Memor	Max connect y size number	A2	A1	A0	Note	
4k bit	4	$V_{cc}/V_{ss}^{*1}$	$V_{cc}/V_{ss}^{*1}$	×*2	Use A0 for memory address a8	
Note:	Note: 1. During floating, " $V_{cc}/V_{ss}$ " are fixed to $V_{ss}$ .					

2. Floating state can be possible.

#### Write Protect (WP)

When the Write Protect pin (WP) is high, the write protection feature is enabled and operates as shown in the following table.

Also, acknowledgment "0" is outputted after inputting device address and memory address. After inputting write data, acknowledgment "1""(**NO ACK**) is outputted.

When the WP is low, write operation for all memory arrays are allowed. The read operation is always activated irrespective of the WP pin status.

#### Write Protect Area

	Write protect area
WP pin status	4k bit
V <sub>IH</sub>	Full (4k bit)
V <sub>IL</sub>	Normal read/write operation



# **Functional Description**


#### **Start Condition**

A high-to-low transition of the SDA with the SCL high is needed in order to start read, write operation (See start condition and stop condition).

#### **Stop Condition**

A low-to-high transition of the SDA with the SCL high is a stop condition. The stand-by operation starts after a read sequence by a stop condition. In the case of write operation, a stop condition terminates the write data inputs and place the device in a internally-timed write cycle to the memories. After the internally-timed write cycle which is specified as  $t_{wc}$ , the device enters a standby mode (See write cycle timing).

#### **Start Condition and Stop Condition**






#### Acknowledge

All addresses and data words are serially transmitted to and from in 8-bit words. The receiver sends a zero to acknowledge that it has received each word. This happens during ninth clock cycle. The transmitter keeps bus open to receive acknowledgment from the receiver at the ninth clock. In the write operation, EEPROM sends a zero to acknowledge after receiving every 8-bit words. In the read operation, EEPROM sends a zero to acknowledge after receiving the device address word. After sending read data, the EEPROM waits acknowledgment by keeping bus open. If the EEPROM receives zero as an acknowledge, it sends read data of next address. If the EEPROM receives acknowledgment "1" (no acknowledgment) and a following stop condition, it stops the read operation and enters a stand-by mode. If the EEPROM receives neither acknowledgment "0" nor a stop condition, the EEPROM keeps bus open without sending read data.

#### Acknowledge Timing Waveform





#### **Device Addressing**

The EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or a write operation. The device address word consists of 4-bit device code, 3-bit device address code and 1-bit read/write(R/W) code. The most significant 4-bit of the device address word are used to distinguish device type and this EEPROM uses "1010" fixed code. The device address word is followed by the 2-bit device address code A2, A1 memory address a8. The device address code selects one device out of four devices which are connected to the bus. This means that the device is selected if the inputted 2-bit device address code are equal to the corresponding hard-wired A2, A1 pin status. The eighth bit of the device address word is the read/write(R/W) bit. A write operation is initiated if this bit is "0" and a read operation is initiated if this bit is "1". The EEPROM turns to a stand-by state if the device code is not "1010" or device address code doesn't coincide with status of the correspond hard-wired

#### **Device Address Word**

device address pins A2 to A0.

#### Device address word (8-bit)

	Device code (fixed)					address cod	R/W code*1	
4k	1	0	1	0	A2	A1	a8	R/W

Note: 1. R/W="1" is read and R/W = "0" is write.




#### Write Operations(WP=Low)

#### Byte Write: (Write operation during WP=Low status)

A write operation requires an 8-bit device address word with R/W = "0". Then the EEPROM sends acknowledgment "0" at the ninth clock cycle. After these, the 4k bit EEPROM receives 8-bit memory address words. Upon receipt of this memory address, the EEPROM outputs acknowledgment "0" and receives a following 8-bit write data. After receipt of write data, the EEPROM outputs acknowledgment "0". If the EEPROM receives a stop condition, the EEPROM enters an internally-timed write cycle and terminates receipt of SCL, SDA inputs until completion of the write cycle. The EEPROM returns to a standby mode after completion of the write cycle.

#### **Byte Write Operation**






#### Page Write:

The EEPROM is capable of the page write operation which allows any number of bytes up to 16 bytes to be written in a single write cycle. The page write is the same sequence as the byte write except for inputting the more write data. The page write is initiated by a start condition, device address word, memory address(n) and write data (Dn) with every ninth bit acknowledgment. The EEPROM enters the page write operation if the EEPROM receives more write data (Dn+1) instead of receiving a stop condition. The a0 to a3 address bits are automatically incremented upon receiving write data (Dn+1). The EEPROM can continue to receive write data up to 16 bytes. If the a0 to a3 address bits reaches the last address of the page, the a0 to a3 address bits will roll over to the first address of the same page and previous write data will be overwritten. Upon receiving a stop condition, the EEPROM stops receiving write data and enters internally-timed write cycle.

#### **Page Write Operation**






#### Write Operations(WP=High)

### Byte Write: (Write operation during WP=High status)

A write operation requires an 8-bit device address word with R/W = "0". Then the EEPROM sends acknowledgment "0" at the ninth clock cycle. After these, the 4k bit EEPROM receives 8-bit memory address. Upon receipt of this memory address, the EEPROM outputs acknowledgment "0". After receipt of 8-bit write data, the EEPROM outputs acknowledgment "1"(NO ACK). Then the EEPROM write operations are not allowed.

#### **Byte Write Operation**






#### Page Write:

The page write is the same sequence as the byte write. The page write is initiated by a start condition, device address word and memory address(n) with every ninth bit acknowledgment"0". But after inputting write data(Dn), the EEPROM outputs acknowledgment "1"(**NO ACK**). Then the EEPROM write operations are not allowed.

#### **Page Write Operation**






#### Acknowledge Polling:

Acknowledge polling feature is used to show if the EEPROM is in a internally-timed write cycle or not. This feature is initiated by the stop condition after inputting write data. This requires the 8-bit device address word following the start condition during a internally-timed write cycle. Acknowledge polling will operate when the R/W code = "0". Acknowledgment "1" (no acknowledgment) shows the EEPROM is in a internally-timed write cycle and acknowledgment "0" shows that the internally-timed write cycle has completed. See Write Cycle Polling using ACK.

#### Write Cycle Polling Using ACK






#### **Read Operation**

There are three read operations: current address read, random read, and sequential read. Read operations are initiated the same way as write operations with the exception of R/W = "1".

#### **Current Address Read:**

The internal address counter maintains the last address accessed during the last read or write operation, with incremented by one. Current address read accesses the address kept by the internal address counter. After receiving a start condition and the device address word (R/W is "1"), the EEPROM outputs the 8-bit current address data from the most significant bit following acknowledgment "0". If the EEPROM receives acknowledgment "1" (no acknowledgment) and a following stop condition, the EEPROM stops the read operation and is turned to a standby state. In case the EEPROM has accessed the last address of the last page at previous read operation, the current address will roll over and returns to zero address. In case the EEPROM has accessed the last address of the page at previous write operation, the current address will roll over within page addressing and returns to the first address in the same page. The current address is valid while power is on. The current address after power on will be indefinite. The random read operation described below is necessary to define the memory address.

#### **Current Address Read Operation**






#### **Random Read:**

This is a read operation with defined read address. A random read requires a dummy write to set read address. The EEPROM receives a start condition, device address word (R/W=0) and memory address 8-bit sequentially. The EEPROM outputs acknowledgment "0" after receiving memory address then enters a current address read with receiving a start condition. The EEPROM outputs the read data of the address which was defined in the dummy write operation. After receiving acknowledgment "1"(no acknowledgment) and a following stop condition, the EEPROM stops the random read operation and returns to a standby state.

#### **Random Read Operation**






#### Sequential Read:

Sequential reads are initiated by either a current address read or a random read. If the EEPROM receives acknowledgment "0" after 8-bit read data, the read address is incremented and the next 8-bit read data are coming out. This operation can be continued as long as the EEPROM receives acknowledgment "0". The address will roll over and returns address zero if it reaches the last address of the last page. The sequential read can be continued after roll over. The sequential read is terminated if the EEPROM receives acknowledgment "1" (no acknowledgment) and a following stop condition.

### **Sequential Read Operation**





### Notes

### Data Protection at $V_{\rm\scriptscriptstyle CC}$ On/Off

When  $V_{cc}$  is turned on or off, noise on the SCL and SDA inputs generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to unintentional program mode. To prevent this unintentional programming, this EEPROM has a power on reset function. Be careful of the notices described below in order for the power on reset function to operate correctly.

- SCL and SDA should be fixed to V<sub>cc</sub> or V<sub>ss</sub> during V<sub>cc</sub> on/off. Low to high or high to low transition during V<sub>cc</sub> on/off may cause the trigger for the unintentional programming.
- $V_{cc}$  should be turned off after the EEPROM is placed in a standby state.
- V<sub>cc</sub> should be turned on from the ground level(V<sub>ss</sub>) in order for the EEPROM not to enter the unintentional programming mode.
- $V_{cc}$  turn on speed should be longer than 10 µs.


#### Noise Suppression Time

This EEPROM have a noise suppression function at SCL and SDA inputs, that cut noise of width less than 50 ns. Be careful not to allow noise of width more than 50 ns.




### **Package Dimensions**

#### R1EX24004ASAS0A (PRSP0008DF-B / Previous Code: FP-8DBV)





#### R1EX24004ATAS0A (PTSP0008JC-B / Previous Code: TTP-8DAV)





# **Revision History**

# R1EX24004AxxS0A Data Sheet

Rev.	Date	Conter	Contents of Modification			
		Page	Description			
0.01	Dec. 26, 2007	—	Initial issue			
1.00	April. 21, 2008	—	Deletion of preliminary			

# RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Nitso cument is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  a) this document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersection with respect to the information in this document.
  a) the tori limited to, product date, diagrams, charts, programs, algorithms, and application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  b) tori limited to, product date, diagrams, charts, programs, algorithms, and application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  c) All information included in this document, but Pite products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
  c) All information included in this document, but Renesas assumes no liability Mhattosever for any damages incurred as a test of errors or omissions in the information included in this document. Dut Renesas as products for the test applicability of such laws and the substitution of the substitution of the substitution all products on the test of applications. Renesas products for the result of errors or missions in the information in the document.
  c) When using or otherwise regulations. Renesas products for the purpose, please contact a Renesas as allowed the applicability of such assigns of the support of the substitution control. Reness assigns on the failure applications.
  d) when wise systems the failute or malfunction





**RENESAS SALES OFFICES** 

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com