## **Freescale Semiconductor**

Data Sheet: Technical Data

Document Number: MC9S08QA4

Rev. 2, 2/2008



## MC9S08QA4



8-Pin DFN Case 1452-02

8-Pin PDIP Case 626-06



8-Pin NB-SOIC Case 751-07

# MC9S08QA4 Series

Covers: MC9S08QA4

#### Features:

- 8-bit HCS08 Central Processor Unit (CPU)
  - Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature range of –40°C to 85°C
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Flash read/program/erase over full operating voltage and temperature
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
  - Two very low power stop modes
  - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents
  - Very low power real time counter for use in run, wait, and stop modes with internal clock sources
- Clock Source Options
  - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1 MHz to 10 MHz
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
  - Low-voltage detection with reset or interrupt
  - Selectable trip points
  - Illegal opcode detection with reset
  - Illegal address detection with reset
  - Flash block protection
- Development Support
  - Single-wire background debug interface

 Breakpoint capability to allow single breakpoint setting during in-circuit debugging

#### Peripherals

- ADC 4-channel, 10-bit resolution; 1.7 mV/°C temperature sensor; automatic compare function; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V
- ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; output can be tied internally to TPM input capture
- TPM One 1-channel timer/pulse-width modulator (TPM) module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; ACMP output can be tied internally to input capture
- MTIM 8-bit modulo timer module with 8-bit prescaler
- KBI 4-pin keyboard interrupt module with software selectable polarity on edge or edge/level modes
- Input/Output
  - Four GPIOs, one input-only pin and one output-only pin.
  - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins except PTA5
- Package Options
  - 8-pin SOIC, PDIP, and DFN

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2008. All rights reserved.



### **Table of Contents**

1	MCU	Block Diagram		3.8 AC Characteristics
2	Pin A	ssignments3		3.8.1 Control Timing
3	Elect	rical Characteristics5		3.8.2 TPM/MTIM Module Timing
	3.1	Introduction		3.9 Analog Comparator (ACMP) Electricals
	3.2	Absolute Maximum Ratings		3.10 ADC Characteristics
	3.3	Thermal Characteristics		3.11 Flash Specifications
	3.4	ESD Protection and Latch-Up Immunity	4	Ordering Information
	3.5	DC Characteristics	5	Mechanical Drawings
	3.6	Supply Current Characteristics		
	3.7	Internal Clock Source (ICS) Characteristics		

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	1/2008	Initial public release
2	2/2008	Changed the designator of the device in Table 15.

## **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com


#### Reference Manual (MC9S08QA4RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

3

## 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9S08QA4 MCU.



#### NOTES:

- <sup>1</sup> Port pins are software configurable with pullup device if input port.
- <sup>2</sup> Port pins are software configurable for output drive strength.
- <sup>3</sup> Port pins are software configurable for output slew rate control.
- <sup>4</sup> IRQ contains a software configurable (IRQPDD) pullup device if PTA5 enabled as IRQ pin function (IRQPE = 1).
- <sup>5</sup> RESET contains integrated pullup device if PTA5 enabled as reset pin function (RSTPE = 1).
- <sup>6</sup> PTA4 contains integrated pullup device if BKGD enabled (BKGDPE = 1).
- When pin functions as KBI (KBIPEn = 1) and associated pin is configured to enable the pullup device, KBEDGn can be used to reconfigure the pullup as a pulldown device.

Figure 1. MC9S08QA4 Series Block Diagram

## 2 Pin Assignments


This section shows the pin assignments in the packages available for the MC9S08QA4 series.

**Table 2-1. Pin Sharing Priority** 

BIN	_		Priority		
PIN	Lowest				Highest
8-Pin	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	PTA5 <sup>1</sup>	ĪRQ	TCLK		RESET
2	PTA4		ACMPO	BKGD	MS
3					V <sub>DD</sub>
4					$V_{SS}$
5	PTA3	KBIP3	ADP3		
6	PTA2	KBIP2	ADP2		
7	PTA1	KBIP1		ADP1 <sup>2</sup>	ACMP <sup>2</sup>
8	PTA0	KBIP0	TPMCH0	ADP0 <sup>2</sup>	ACMP+ <sup>2</sup>

Pin does not contain a clamp diode to V<sub>DD</sub> and must not be driven above V<sub>DD</sub>. The voltage measured on the internally pulled-up RESET pin will not be pulled to V<sub>DD</sub>. The internal gates connected to this pin are pulled to V<sub>DD</sub>.

 $<sup>^{2}\,</sup>$  If ACMP and ADC are both enabled, both will have access to the pin.






Figure 2. MC9S08QA4 Series in 8-Pin Packages

MC9S08QA4 Series, Rev. 2

#### 3.1 Introduction

This chapter contains electrical and timing specifications for the MC9S08QA4 series of microcontrollers available at the time of publication.

### 3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 2 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 3.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	$-0.3$ to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA
Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

**Table 2. Absolute Maximum Ratings** 

### 3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{\rm I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{\rm SS}$  or  $V_{\rm DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{\rm SS}$  or  $V_{\rm DD}$  will be very small.

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $<sup>^2</sup>$  All functional non-supply pins are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}$ 

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

Table 2	Thousal	Characteristics
Table 5.	Inermai	Characteristics

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 85	°C
Thermal resistance Single-layer board			
8-pin PDIP		113	
8-pin NB SOIC	$\theta_{\sf JA}$	150	°C/W
8-pin DFN		179	
Thermal resistance Four-layer board			
8-pin PDIP		72	
8-pin NB SOIC	$\theta_{\sf JA}$	87	°C/W
8-pin DFN		41	

The average chip-junction temperature (T<sub>I</sub>) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

- $T_A = Ambient temperature, °C$
- $\theta_{IA}$  = Package thermal resistance, junction-to-ambient, °C/W
- $--P_D = P_{int} + P_{I/O}$
- $P_{int} = I_{DD} \times V_{DD}$ , Watts chip internal power
- $P_{I/O}$  = Power dissipation on input and output pins user-determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 3.4 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

MC9S08QA4 Series, Rev. 2

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 4. ESD and Latch-up Test Conditions** 

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
	Number of pulses per pin		3	
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin		3	
Latch up	Minimum input voltage limit		-2.5	V
Latch-up	Maximum input voltage limit		7.5	V

**Table 5. ESD and Latch-Up Protection Characteristics** 

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000	_	V
2	Machine model (MM)	$V_{MM}$	±200	_	٧
3	Charge device model (CDM)	V <sub>CDM</sub>	±500	_	٧
4	Latch-up current at T <sub>A</sub> = 85°C	I <sub>LAT</sub>	±100	_	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 3.5 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 6. DC Characteristics (Temperature Range = −40 to 85°C Ambient)

Parameter	Symbol	Min	Typical	Max	Unit
Supply voltage (run, wait, and stop modes)					
(V <sub>DD</sub> falling)	$V_{DD}$	1.8	_	3.6	V
(V <sub>DD</sub> rising)		V <sub>LVDL</sub> (rising)	_	3.6	
Minimum RAM retention supply voltage applied to V <sub>DD</sub>	V <sub>RAM</sub>	V <sub>por</sub> <sup>1,2</sup>	_	_	V
Low-voltage detection threshold					
(V <sub>DD</sub> falling)	$V_{LVD}$	1.80	1.82	1.91	v
(V <sub>DD</sub> rising)		1.88	1.90	1.99	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Low-voltage warning threshold (V <sub>DD</sub> falling)	V <sub>LVW</sub>	2.08	2.1	2.2	V

**Table 6. DC Characteristics (Temperature Range = −40 to 85°C Ambient) (continued)** 

Parameter	Symbol	Min	Typical	Max	Unit
(V <sub>DD</sub> rising)		2.16	2.19	2.27	
Power on reset (POR) re-arm voltage	V <sub>por</sub>	_	1.4	_	V
Bandgap voltage reference	$V_{BG}$	1.18	1.20	1.21	V
Input high voltage (V <sub>DD</sub> > 2.3 V) (all digital inputs)	.,	0.70 × V <sub>DD</sub>	_	_	\ /
Input high voltage (1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.3 V) (all digital inputs)	- V <sub>IH</sub>	$0.85 \times V_{DD}$	_	_	V
Input low voltage (V <sub>DD</sub> > 2.3 V) (all digital inputs)	.,	_	_	$0.35 \times V_{DD}$	\ /
Input low voltage (1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.3 V) (all digital inputs)	- V <sub>IL</sub>	_	_	$0.30 \times V_{DD}$	V
Input hysteresis (all digital inputs)	V <sub>hys</sub>	0.06 × V <sub>DD</sub>	_	_	V
Input leakage current (per pin) $V_{In} = V_{DD}$ or $V_{SS}$ , all input-only pins	II <sub>In</sub> I	_	0.025	1.0	μΑ
High impedance (off-state) leakage current (per pin) $V_{In} = V_{DD}$ or $V_{SS}$ , all input/output	ll <sub>OZ</sub> l	_	0.025	1.0	μΑ
Internal pullup resistors <sup>3,4</sup>	R <sub>PU</sub>	17.5	_	52.5	kΩ
Internal pulldown resistor (KBI)	R <sub>PD</sub>	17.5	_	52.5	kΩ
Output high voltage — low drive (PTxDSn = 0) $I_{OH} = -2 \text{ mA } (V_{DD} \ge 1.8 \text{ V})$		V <sub>DD</sub> – 0.5	_	_	
Output high voltage — high drive (PTxDSn = 1) $I_{OH}$ = -10 mA ( $V_{DD}$ $\geq$ 2.7 V) $I_{OH}$ = -6 mA ( $V_{DD}$ $\geq$ 2.3 V) $I_{OH}$ = -3 mA ( $V_{DD}$ $\geq$ 1.8 V)	V <sub>OH</sub>	V <sub>DD</sub> – 0.5	_ _ _	_ _ _	V
Maximum total I <sub>OH</sub> for all port pins	II <sub>OHT</sub> I	_	_	60	mA
Output low voltage — low drive (PTxDSn = 0) $I_{OL}$ = 2.0 mA ( $V_{DD} \ge 1.8 \text{ V}$ )		_	_	0.5	V
Output low voltage — high drive (PTxDSn = 1) $I_{OL} = 10.0 \text{ mA } (V_{DD} \ge 2.7 \text{ V})$ $I_{OL} = 6 \text{ mA } (V_{DD} \ge 2.3 \text{ V})$ $I_{OL} = 3 \text{ mA } (V_{DD} \ge 1.8 \text{ V})$	V <sub>OL</sub>	_ _ _	_ _ _	0.5 0.5 0.5	V
Maximum total I <sub>OL</sub> for all port pins	I <sub>OLT</sub>	_	_	60	mA
DC injection current <sup>2, 5, 6, 7</sup> V <sub>In</sub> < V <sub>SS</sub> , V <sub>In</sub> > V <sub>DD</sub> Single pin limit  Total MCU limit, includes sum of all stressed pins	I <sub>IC</sub>	-0.2 -5		0.2 5	mA mA
Input capacitance (all non-supply pins)	C <sub>In</sub>	_	_	7	pF

<sup>1</sup> RAM will retain data down to POR voltage. RAM data not guaranteed to be valid following a POR.


 $<sup>^{2}\,\,</sup>$  This parameter is characterized and not tested on each device.

 $<sup>^3</sup>$  Measurement condition for pull resistors:  $\rm V_{In} = \rm V_{SS}$  for pullup and  $\rm V_{In} = \rm V_{DD}$  for pulldown.

<sup>&</sup>lt;sup>4</sup> PTA5/IRQ/TCLK/RESET pullup resistor may not pull up to the specified minimum V<sub>IH</sub>. However, all ports are functionally tested to guarantee that a logic 1 will be read on any port input when the pullup is enabled and no DC load is present on the pin.

 $<sup>^{\</sup>rm 5}$  All functional non-supply pins are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}$ 

- Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).







Figure 3. Pullup and Pulldown Typical Resistor Values (V<sub>DD</sub> = 3.0 V)







Figure 4. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)






Figure 5. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)

Freescale Semiconductor 9

MC9S08QA4 Series, Rev. 2




Figure 6. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 7. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

## 3.6 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 7. Supply Current Characteristics

Parameter	Symbol	V <sub>DD</sub> (V) <sup>1</sup>	Typical <sup>2</sup>	Max	T (°C)
Run supply current <sup>3</sup> measured in FBE mode at	DI	3	3.5 mA	5 mA	85
fBus = 8 MHz	RI <sub>DD</sub>	2	2.6 mA	_	85
Run supply current <sup>3</sup> measured in FBE mode at	RI <sub>DD</sub>	3	490 μΑ	1 mA	85
fBus = 8 MHz	LIDD	2	370 μΑ	_	85
Wait mode supply current4 measured in FBE at 8 MHz	WI <sub>DD</sub>	3	1 mA	1.5 mA	85
Stop1 mode supply current	Q1I	3	475 nA	1.2 μΑ	85
	S1I <sub>DD</sub>	2	470 nA	_	85
Stop2 mode supply current	521	3	600 nA	2 μΑ	85
	DD	2	550 nA	_	85
Stop3 mode supply current	531	3	750 nA	6 μΑ	85
	S3I <sub>DD</sub>	2	680 nA	_	85
RTI adder to stop1, stop2, or stop3 <sup>4</sup>		3	300 nA	_	85
		2	300 nA	_	85
LVD adder to stop3 (LVDE = LVDSE = 1)4	_	3	70 μΑ	_	85
		2	60 μΑ	_	85

MC9S08QA4 Series, Rev. 2

## 3.7 Internal Clock Source (ICS) Characteristics

**Table 8. ICS Specifications (Temperature Range = −40 to 85°C Ambient)** 

Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
Internal reference start-up time	t <sub>IRST</sub>	_	60	100	μS
Average internal reference frequency — untrimmed	f <sub>int_ut</sub>	25	32.7	41.66	kHz
Average internal reference frequency — trimmed	f <sub>int_t</sub>	31.25	_	39.06	kHz
DCO output frequency range — untrimmed	f <sub>dco_ut</sub>	12.8	16.8	21.33	MHz
DCO output frequency range — trimmed	f <sub>dco_t</sub>	16	_	20	MHz
Resolution of trimmed DCO output frequency at fixed voltage and temperature <sup>2</sup>	$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>
Total deviation of DCO output from trimmed frequency <sup>2</sup> At 8 MHz over full voltage and temperature range At 8 MHz and 3.6 V from 0 to 70°C	$\Delta f_{dco\_t}$	_	-1.0 to +0.5 ±0.5	±2 ±1	%f <sub>dco</sub>
FLL acquisition time <sup>2,3</sup>	t <sub>Acquire</sub>	_	_	1.5	ms
Long term jitter of DCO output clock (averaged over 2 ms interval)	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

Data in Typical column was characterized at 3.0 V, 25°C, or is typical recommended value.

<sup>&</sup>lt;sup>1</sup> 3 V values are 100% tested; 2 V values are characterized but not tested.

 $<sup>^2</sup>$  Typicals are measured at 25°C.

<sup>&</sup>lt;sup>3</sup> Does not include any DC loads on port pins.

<sup>&</sup>lt;sup>4</sup> Most customers are expected to find that auto-wakeup from a stop mode can be used instead of the higher current wait mode.

<sup>&</sup>lt;sup>2</sup> This parameter is characterized and not tested on each device.

<sup>&</sup>lt;sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed.




Figure 8. Deviation of DCO Output from Trimmed Frequency (8 MHz, 25°C)

## 3.8 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.8.1 Control Timing

**Table 9. Control Timing** 

Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
Bus frequency $(t_{cyc} = 1/f_{Bus})$	f <sub>Bus</sub>	0	_	10	MHz
Real-time interrupt internal oscillator period (see Table 9)	t <sub>RTI</sub>	700	1000	1300	μS
External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	_	_	ns
IRQ pulse width  Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	t <sub>ILIH</sub>	100 1.5 t <sub>cyc</sub>	_	_	ns
KBIPx pulse width  Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 t <sub>cyc</sub>	_	_	ns
Port rise and fall time (load = 50 pF) <sup>4</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		3 30	_ _	ns
BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>5</sup>	t <sub>MSH</sub>	100	_	_	μS

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C.

<sup>&</sup>lt;sup>5</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.





Figure 9. Typical RTI Clock Period vs. Temperature

 $<sup>^{2}\,</sup>$  This is the shortest pulse that is guaranteed to be recognized.

<sup>&</sup>lt;sup>3</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $<sup>^4</sup>$  Timing is shown with respect to 20%  $\rm V_{DD}$  and 80%  $\rm V_{DD}$  levels. Temperature range  $-40^{\circ} \rm C$  to 85°C.






Figure 11. IRQ/KBIPx Timing

### 3.8.2 TPM/MTIM Module Timing

External clock low time

Input capture pulse width

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Function	Symbol	Min	Max	Unit
External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cvc</sub>

t<sub>clkl</sub>

 $t_{ICPW}$ 


1.5

1.5

t<sub>cyc</sub>

t<sub>cyc</sub>

Table 10. TPM/MTIM Input Timing



MC9S08QA4 Series, Rev. 2




Figure 13. Timer Input Capture Pulse

# 3.9 Analog Comparator (ACMP) Electricals

**Table 11. Analog Comparator Electrical Specifications** 

Characteristic	Symbol	Min	Typical	Max	Unit
Supply voltage	$V_{DD}$	1.80	_	3.60	V
Supply current (active)	I <sub>DDAC</sub>	_	20	_	μΑ
Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
Analog input offset voltage	V <sub>AIO</sub>	_	20	40	mV
Analog comparator hysteresis	V <sub>H</sub>	3.0	9.0	15.0	mV
Analog input leakage current	I <sub>ALKG</sub>	_	_	1.0	μΑ
Analog comparator initialization delay	t <sub>AINIT</sub>	_	_	1.0	μS

### 3.10 ADC Characteristics

Table 12. 3 V 10-Bit ADC Operating Conditions

Characteristic	Conditions	Symbol	Min	Typical <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DD}$	1.8	_	3.6	V	
Input voltage		V <sub>ADIN</sub>	V <sub>SS</sub>	_	$V_{DD}$	V	
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	5	7	kΩ	
Analog source resistance	10 bit mode f <sub>ADCK</sub> > 4 MHz f <sub>ADCK</sub> < 4 MHz	R <sub>AS</sub>	_ _	_ _	5 10	kΩ	External to MCU
	8 bit mode (all valid f <sub>ADCK</sub> )		_	_	10		
ADC conversion	3 - 1	f	0.4	_	8.0	MHz	
clock frequency	Low Power (ADLPC=1)	f <sub>ADCK</sub>	0.4	_	4.0	IVITZ	

Typical values assume V<sub>DD</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> =1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.




Figure 14. ADC Input Impedance Equivalency Diagram

Table 13. 3 V 10-Bit ADC Characteristics

Characteristic	Conditions	Symbol	Min	Typical <sup>1</sup>	Max	Unit	Comment
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I <sub>DDAD</sub>	_	120	_	μА	
Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		I <sub>DDAD</sub>	_	202	_	μА	
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I <sub>DDAD</sub>	_	288	_	μА	
Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I <sub>DDAD</sub>	_	532	646	μА	
ADC asynchronous	High speed (ADLPC=0)	f	2	3.3	5	MUz	t <sub>ADACK</sub> =
clock source	Low power (ADLPC=1)	f <sub>ADACK</sub> 1.25	2	3.3	- MHz	1/f <sub>ADACK</sub>	

Table 13. 3 V 10-Bit ADC Characteristics (continued)

Characteristic	Conditions	Symbol	Min	Typical <sup>1</sup>	Max	Unit	Comment	
Conversion time	Short sample (ADLSMP=0)		_	20	_	ADCK	See	
(including sample time)	Long sample (ADLSMP=1)	t <sub>ADC</sub>	_	40	_	cycles	MC9S08QA4 Series	
	Short sample (ADLSMP=0)	_	_	3.5	_	ADCK	Reference Manual for	
Sample time	Long sample (ADLSMP=1)	t <sub>ADS</sub>	_	23.5	_	cycles	conversion time variances	
T-t-l	10-bit mode	-	_	±1.5	±3.5	LSB <sup>2</sup>	Includes	
Total unadjusted error	8-bit mode	E <sub>TUE</sub>	_	±0.7	±1.5	LSB-	quantization	
D.W: I	10-bit mode		_	±0.5	±1.0		Monotonicity	
Differential non-linearity	8-bit mode	DNL	_	±0.3	±0.5	LSB <sup>2</sup>	and no missing codes guaranteed	
Integral non-linearity	10-bit mode	INL	_	±0.5	±1.0	LSB <sup>2</sup>		
integral non-linearity	8-bit mode	IINL	_	±0.3	±0.5	LOD		
Zero-scale error	10-bit mode	- E <sub>ZS</sub>	1	±1.5	±2.1	LSB <sup>2</sup>	$V_{ADIN} = V_{SS}$	
Zero-scale error	8-bit mode	-ZS	_	±0.5	±0.7	LOD		
Full-scale error	10-bit mode	E <sub>FS</sub>	0	±1.0	±1.5	LSB <sup>2</sup>	$V_{ADIN} = V_{DD}$	
Tuli socie error	8-bit mode	-FS	0	±0.5	±0.5	LOD	VADIN - VDD	
Quantization error	10-bit mode	E <sub>O</sub>	-	_	±0.5	LSB <sup>2</sup>		
Quantization enoi	8-bit mode	LQ	-	_	±0.5	LOD		
Input leakage error	10-bit mode	Е	0	±0.2	±4	LSB <sup>2</sup>	Pad leakage <sup>3</sup> *	
input leakage error	8-bit mode	E <sub>IL</sub>	0	±0.1	±1.2	LOD	R <sub>AS</sub>	
Temp sensor	–40°C − 25°C	m	_	1.646	_	mV/°C		
slope	25°C – 85°C	m	_	1.769	_	IIIV/ C		
Temp sensor voltage	25°C	V <sub>TEMP25</sub>		701.2	_	mV		

Typical values assume V<sub>DD</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

## 3.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

<sup>&</sup>lt;sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

<sup>&</sup>lt;sup>3</sup> Based on input pad leakage current. Refer to pad electricals.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see MC9S08QA4 Series Reference Manual.

**Table 14. Flash Characteristics** 

Characteristic	Symbol	Min	Typical	Max	Unit
Supply voltage for program/erase -40°C to 85°C	V <sub>prog/erase</sub>	1.8	_	3.6	V
Supply voltage for read operation	V <sub>Read</sub>	1.8	_	3.6	V
Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150	_	200	kHz
Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5	_	6.67	μS
Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>		4		t <sub>Fcyc</sub>
Page erase time <sup>2</sup>	t <sub>Page</sub>		4000		t <sub>Fcyc</sub>
Mass erase time <sup>2</sup>	t <sub>Mass</sub>		20,000		t <sub>Fcyc</sub>
Program/erase endurance <sup>3</sup> $T_L$ to $T_H = -40^{\circ}C$ to + 85°C $T = 25^{\circ}C$	·	10,000	 100,000	_	cycles
Data retention <sup>4</sup>	t <sub>D_ret</sub>	15	100	_	years

<sup>&</sup>lt;sup>1</sup> The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>&</sup>lt;sup>3</sup> **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how Motorola defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.

98ASB42564B

# 4 Ordering Information

This section contains ordering numbers for MC9S08QA4 series devices. See below for an example of the device numbering system.


Memory **Package Device Number** Flash **RAM Type** Designator **Document No.** 8 DFN FQ 98ARL10557D MC9S08QA4 4 Kbytes 256 bytes 8 PDIP PA 98ASB42420B

8 NB SOIC

DN

160 bytes

**Table 15. Device Numbering System** 



# 5 Mechanical Drawings

The following pages contain mechanical specifications for MC9S08QA4 series package options.


• 8-pin DFN (plastic dual in-line pin)

MC9S08QA2


• 8-pin NB SOIC (narrow body small outline integrated circuit)


2 Kbytes

• 8-pin PDIP (plastic dual in-line pin)





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	DOCUMENT NO	): 98ARL10557D	REV: B	
FLAT NO LEAD PACKAGE	` '	CASE NUMBER: 1452-02 28 DEC 20		
8 TERMINAL, 0.8 PITCH (4	X 4 X I)	STANDARD: NO	DN-JEDEC	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	DMECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	DUAL	DOCUMENT NO	): 98ARL10557D	REV: B
	FLAT NO LEAD PACKAGE (DFN)			28 DEC 2005
8 TERMINAL, 0.8 PITCH (4	X 4 X 1)	STANDARD: NO	DN-JEDEC	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	DUAL	DOCUMENT NO	): 98ARL10557D	REV: B
FLAT NO LEAD PACKAGE	` ,	CASE NUMBER	R: 1452–02	28 DEC 2005
8 TERMINAL, 0.8 PITCH (4	X 4 X 1)	STANDARD: NO	DN-JEDEC	

#### NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HP-VFDFP-N.


4.

COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.


5. MIN. METAL GAP SHOULD BE 0.2MM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:THERMALLY ENHANCED	DUAL	DOCUMENT NO	: 98ARL10557D	REV: B
FLAT NO LEAD PACKAGE	` ,	CASE NUMBER		28 DEC 2005
8 TERMINAL, O. 8 PITCH(4	· X 4 X 1)	STANDARD: NO	N-JEDEC	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42420B	REV: N
8 LD PDIP		CASE NUMBER	R: 626–06	19 MAY 2005
		STANDARD: NO	N-JEDEC	



DETAIL "D"

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICA		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42420B	REV: N
8 LD PDIP		CASE NUMBER	2: 626–06	19 MAY 2005
		STANDARD: NO	N-JEDEC	

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- 2. ALL DIMENSIONS ARE IN INCHES.
- 3. 626-03 TO 626-06 OBSOLETE. NEW STANDARD 626-07.
- A DIMENSION TO CENTER OF LEAD WHEN FORMED PARALLEL.
- A PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CONERS).

STYLE 1:

PIN 1. AC IN

2. DC + IN

3. DC - IN

4. AC IN


5. GROUND

6. OUTPUT

7. AUXILIARY

8. VCC

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICAL C		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42420B	REV: N
8 LD PDIP		CASE NUMBER	R: 626–06	19 MAY 2005
		STANDARD: NO	N-JEDEC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICAL OUTLINE		PRINT VERSION NO	OT TO SCALE	
TITLE:  8LD SOIC NARROW BODY		DOCUMENT NO	): 98ASB42564B	REV: U
		CASE NUMBER	R: 751–07	07 APR 2005
		STANDARD: JE	IDEC MS-012AA	

```
STYLE 2:
PIN 1. COLLECTOR, DIE #1 PIN 1. DRAIN, DIE #1

R 2. COLLECTOR, #1 2. DRAIN, #1

3. COLLECTOR, #2 3. DRAIN, #2

4. COLLECTOR, #2 4. DRAIN, #2

5. BASE, #2 5. GATE, #2

6. EMITTER, #2 6. SOURCE, #2

7. BASE, #1 7. GATE, #1

8. EMITTER, #1 8. SOURCE, #1
STYLE 1:
PIN 1. EMITTER
                         COLLECTOR
             COLLECTOR
            4. EMITTER
             5. EMITTER
            6.
                         BASE
            7. BASE
            8. EMITTER
           LE 4: STYLE 5: STYLE 6:

1. ANODE PIN 1. DRAIN PIN 1. SOURCE
2. ANODE 2. DRAIN 2. DRAIN
3. ANODE 3. DRAIN 3. DRAIN
4. ANODE 4. DRAIN 4. SOURCE
5. ANODE 5. GATE 5. SOURCE
6. ANODE 6. GATE 6. GATE
7. ANODE 7. SOURCE 7. GATE
8. COMMON CATHODE 8. SOURCE
STYLE 4:
PIN 1. ANODE
           STYLE 8:

1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
7. EMITTER,
6. EMITTER,
7. SECOND STAGE Vd
8. FIRST STAGE Vd
8. COLLECTOR,
7. STYLE 9:
PIN 1. COLLECTOR, DIE #1
PIN 1. EMITTER, COMMON
PIN 1. COLLECTOR, DIE #1
PIN 2. COLLECTOR, DIE #1
2. COLLECTOR, DIE #1
2. COLLECTOR, DIE #1
2. COLLECTOR, DIE #1
2. COLLECTOR, DIE #2
3. COLLECTOR, #2
4. EMITTER, COMMON
6. BASE, DIE #2
7. SECOND STAGE Vd
7. EMITTER, #1
7. BASE, DIE #1
8. EMITTER, COMMON
PIN 1. INPUT

      STYLE 11:
      STYLE 12:

      PIN 1.
      SOURCE 1

      2.
      GATE 1

      3.
      SOURCE 2

      4.
      GATE 2

      5.
      DRAIN 2

      6.
      DRAIN 2

      7.
      DRAIN 1

      8.
      DRAIN 1

      8.
      DRAIN 1

STYLE 10:
PIN 1. GROUND
                         BIAS 1
            2.
                         OUTPUT
             3.
                        GROUND
             4.
            5.
                        GROUND
            6.
                        BIAS 2
            7. INPUT
            8. GROUND

      STYLE 14:
      STYLE 15:

      PIN 1.
      N-SOURCE

      2.
      N-GATE

      3.
      P-SOURCE

      4.
      P-GATE

      5.
      P-DRAIN

      6.
      P-DRAIN

      7.
      N-DRAIN

      8.
      N-DRAIN

      8.
      CATHODE,

      8.
      CATHODE,

STYLE 13:
PIN 1. N.C.
                         SOURCE
            2.
3.
                         SOURCE
             4.
                         GATE
            5.
                         DRAIN
                                                                                                                                                                                                                                          COMMON
             6.
                         DRAIN
                                                                                                                                                                                                                                          COMMON
             7.
                         DRAIN
                                                                                                                                                                                                                                          COMMON
                         DRAIN
                                                                                                                                                                                                                                         COMMON
```

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICAL		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42564B	REV: U
8LD SOIC NARROW	BODY	CASE NUMBER	2: 751–07	07 APR 2005
		STANDARD: JE	DEC MS-012AA	

STYLE 1	6:		STYLE 17:		STYLE 1	8:
PIN 1.	EMITTER,	DIE #1	PIN 1. \	√CC	PIN 1.	ANODE
2.	BASE,	DIE #1	2. \	/20UT	2.	ANODE
3.	EMITTER,	DIE #2	3. \	/10UT	3.	SOURCE
4.	BASE,	DIE #2	4. 1	ΓXE	4.	GATE
5.	COLLECTOR,	DIE #2	5. F	RXE	5.	DRAIN
6.	COLLECTOR,	DIE #2	6. \	√EE	6.	DRAIN
7.	COLLECTOR,	DIE #1	7. (	GND	7.	CATHODE
8.	COLLECTOR,	DIE #1	8. <i>F</i>	4CC	8.	CATHODE

© FREESCALE SEMICONDUCTOR, INC.  ALL RIGHTS RESERVED.  MECHANICAL		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42564B	REV: U
8LD SOIC NARROW BODY		CASE NUMBER	R: 751–07	07 APR 2005
		STANDARD: JE	IDEC MS-012AA	

#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICA		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42564B	REV: U
8LD SOIC NARROW BODY		CASE NUMBER	2: 751–07	07 APR 2005
		STANDARD: JE	DEC MS-012AA	

#### How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

**USA/Europe or Locations Not Listed:** 

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08QA4

Rev. 2 2/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <a href="http://www.freescale.com">http://www.freescale.com</a> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

