

# 4506 Group

# SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0106-0301 Rev.3.01 2005.02.07

#### **DESCRIPTION**

The 4506 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has a reload register), interrupts, and 10-bit A/D converter.

The various microcomputers in the 4506 Group include variations of the built-in memory size as shown in the table below.

#### **FEATURES**

● Timers	
Timer 1	8-bit timer with a reload register
Timer 2	8-bit timer with a reload register
●Interrupt	4 sources
<ul><li>Key-on wakeup function pins</li></ul>	12
●Input/Output port	14
●A/D converter10-	bit successive comparison method
<ul> <li>Watchdog timer</li> </ul>	

- Clock generating circuit (ceramic resonator/RC oscillation)
- ●LED drive directly enabled (port D)


## **APPLICATION**

Electrical household appliance, consumer electronic products, office automation equipment, etc.

Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34506M2-XXXFP	2048 words	128 words	PRSP0020DA-A	Mask ROM
M34506M4-XXXFP	4096 words	256 words	PRSP0020DA-A	Mask ROM
M34506E4FP ( <b>Note</b> )	4096 words	256 words	PRSP0020DA-A	One Time PROM


Note: Shipped in blank.

# **PIN CONFIGURATION**



Pin configuration (top view) (4506 Group)





# **PERFORMANCE OVERVIEW**

	Paramete	r	Function			
Number of bas	sic instruct	ions	110			
Minimum instruction execution time		cution time	$0.68~\mu s$ (at $4.4~MHz$ oscillation frequency, in high-speed mode)			
Memory sizes	ROM	M34506M2	2048 words X 10 bits			
		M34506M4/E4	4096 words X 10 bits			
	RAM	M34506M2	128 words X 4 bits			
		M34506M4/E4	256 words X 4 bits			
Input/Output ports	D0-D3	I/O	Four independent I/O ports . Input is examined by skip decision. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively.			
	P00-P03	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software.			
	P10-P13	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software.  Ports P12 and P13 are also used as CNTR and INT, respectively.			
	P20, P21	I/O	2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software.  Ports P20 and P21 are also used as AINO and AIN1, respectively.			
	С	I/O	1-bit I/O; Port C is also used as port D2.			
	K	I/O	1-bit I/O; Port K is also used as port D3.			
	CNTR	Timer I/O	1-bit I/O; CNTR pin is also used as port P12.			
	INT	Interrupt input	l-bit input; INT pin is also used as port P13.			
	AINO, AIN1	Analog input	Two independent I/O ports; AINO, AIN1 are also used as P20 and P21, respectively.			
Timers	Timer 1		8-bit programmable timer with a reload register.			
	Timer 2		8-bit programmable timer with a reload register and has a event counter.			
A/D converter			10-bit wide, This is equipped with an 8-bit comparator function.			
	Analog in	put	2 channel (AIN0 pin, AIN1 pin)			
Interrupt	Sources		4 (one for external, two for timer, one for A/D)			
	Nesting		1 level			
Subroutine ne	sting		8 levels			
Device structu	ıre		CMOS silicon gate			
Package			20-pin plastic molded SOP (PRSP0020DA-A)			
Operating tem	perature r	ange	−20 °C to 85 °C			
Supply voltage			2.0~V to $5.5~V$ (It depends on the oscillation frequency and operating mode. Refer to the recommended operating condition.)			
Power dissipation	Active mo	de	1.7 mA (Ta=25°C, VDD = 5.0 V, 4.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state)			
(typical value)			0.5 mA (Ta=25°C, VDD = 3.0 V, 2.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state)			
	RAM back	k-up mode	0.1 $\mu$ A (Ta=25°C, VDD = 5 V, output transistors in the cut-off state)			



# **PIN DESCRIPTION**

Pin	Name	Input/Output	Function	
VDD	Power supply	_	Connected to a plus power supply.	
Vss	Ground	_	Connected to a 0 V power supply.	
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.	
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the watchdog timer or the built-in power-on reset causes the system to be reset, the RESET pin outputs "L" level.	
XIN	System clock input	Input	I/O pins of the system clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them. When using	
Xout	System clock output	Output	the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.	
D0-D3	I/O port D	I/O	Each pin of port D has an independent 1-bit wide I/O function. Each pin has an output latch. For input use, set the latch of the specified bit to "1." Input is examined by skip decision. The output structure is N-channel open-drain. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software.  Ports D2 and D3 are also used as ports C and K, respectively.	
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.	
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively.	
P20, P21	I/O port P2	I/O	Port P2 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P2o and P21 are also used as AINO and AIN1, respectively.	
Port C	I/O port C	I/O	1-bit I/O port. Port C can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port C has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port C is also used as port D2.	
Port K	I/O port K	I/O	1-bit I/O port. Port K can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port K has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port K is also used as port D3.	
CNTR	Timer input/output	I/O	CNTR pin has the function to input the clock for the timer 2 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. This pin is also used as port P12.	
INT	Interrupt input	Input	INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. This pin is also used as port P13.	
AIN0-AIN1	Analog input	Input	A/D converter analog input pins. AIN0 and AIN1 are also used as ports P20 and P21, respectively.	

# **MULTIFUNCTION**

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D2	С	С	D2	P20	AIN0	AIN0	P20
D3	K	K	D3	P21	AIN1	AIN1	P21
P12	CNTR	CNTR	P12				
P13	INT	INT	P13				

Notes 1: Pins except above have just single function.

- 2: The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.
- 3: The input of P12 can be used even when CNTR (output) is selected.
  4: The input/output of P20, P21 can be used even when AINO, AIN1 are selected.



# **DEFINITION OF CLOCK AND CYCLE**

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- External ceramic resonator
- External RC oscillation
- Clock (f(XIN)) by the external clock
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator.
- System clock

The system clock is the basic clock for controlling this product. The system clock is selected by the bits 2 and 3 of the clock control register MR.

**Table Selection of system clock** 

Regist	Register MR System clock Operati		Operation mode
MR <sub>3</sub> MR <sub>2</sub> (Note 1)		(Note 1)	
0	0	f(XIN) or f(RING)	High-speed mode
0	1	f(XIN)/2 or f(RING)/2	Middle-speed mode
1	0	f(XIN)/4 or f(RING)/4	Low-speed mode
1	1	f(XIN)/8 or f(RING)/8	Default mode

**Notes 1:** The on-chip oscillator clock is f(RING), the clock by the ceramic resonator, RC oscillation or external clock is f(XIN).

**2:** The default mode is selected after system is released from reset and is returned from RAM back-up.

#### Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

#### Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

# **PORT FUNCTION**

Port	Pin	Input Output	Output structure	I/O unit	Control instructions	Control registers	Remark
Port D	D0, D1 D2/C D3/K	I/O (4)	N-channel open-drain	1	SD, RD SZD, CLD SCP, RCP SNZCP IAK, OKA	PU2, K2	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P0	P00-P03	I/O (4)	N-channel open-drain	4	OP0A IAP0	PU0, K0	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P1	P10, P11 P12/CNTR, P13/INT	I/O (4)	N-channel open-drain	4	OP1A IAP1	PU1, K1 W6, I1	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P2	P20/AIN0 P21/AIN1	I/O (2)	N-channel open-drain	2	OP2A IAP2	PU2, K2 Q1	Built-in programmable pull-up functions Key-on wakeup functions (programmable)

# **CONNECTIONS OF UNUSED PINS**

Pin	Connection	Usage condition
XIN	Connect to Vss.	System operates by the on-chip oscillator. (Note 1)
Хоит	Open.	System operates by the external clock.
		(The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator.
		(The RC oscillation is selected with the CRCK instruction.)
		System operates by the on-chip oscillator. (Note 1)
D0, D1	Open. (Output latch is set to "1.")	
	Open. (Output latch is set to "0.")	
	Connect to Vss.	
D2/C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D <sub>3</sub> /K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P00-P03	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P10, P11	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P12/CNTR	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P13/INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT pin is disabled.
		(Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P20/AIN0	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P21/AIN1	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)


Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).

- 2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.
- 3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.
- 4: When selecting the key-on wakeup function, select also the pull-up function.
- 5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")


# (Note when connecting to Vss)

• Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.







Port block diagram (1)




Port block diagram (2)



Port block diagram (3)



Port block diagram (4)



External interrupt circuit structure

# FUNCTION BLOCK OPERATIONS CPU

## (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

# (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

## (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



## (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.


Figure 6 shows the example of operation at subroutine call.

# (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

### (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.



Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

# (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

## (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

#### • Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

# **PROGRAM MEMOY (ROM)**

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34506M4.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34506M2	2048 words	16 (0 to 15)
M34506M4	4096 words	32 (0 to 31)
M34506E4	4096 words	32 (0 to 31)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP  $\mbox{p}$  instruction.




Fig. 10 ROM map of M34506M4/M34506E4




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

# **DATA MEMORY (RAM)**

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

#### • Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34506M2	128 words X 4 bits (512 bits)
M34506M4	256 words X 4 bits (1024 bits)
M34506E4	256 words X 4 bits (1024 bits)




Fig. 12 RAM map

#### INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

# (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

# (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

# (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

	torrapt oouroo		
Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
4	A/D interrupt	Completion of A/D conversion	Address C in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
A/D interrupt	ADF	SNZAD	V22

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

# (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
  - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
   INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
   Only the request flag for the current interrupt source is cleared to "0"
- Data pointer, carry flag, skip flag, registers A and B
   The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

# (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

# (6) Interrupt control registers

- Interrupt control register V1
   Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.
- Interrupt control register V2
   The A/D interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

#### Table 6 Interrupt control registers

	Interrupt control register V1	at	reset : 00002	at RAM back-up : 00002	R/W
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (	SNZT2 instruction is valid)	
V 13	V13   Timer 2 interrupt enable bit		Interrupt enabled (	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)	
V12	V/40 Timen 4 interment analyse bit		Interrupt disabled (SNZT1 instruction is valid)		
V 12	Timer 1 interrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)		
V11	Not used	0	This bit has no function, but read/write is enabled.		
V 11	V11   Not used		This bit has no function, but read/write is enabled.		
V10 External 0 interrupt enable bit		0	Interrupt disabled (SNZ0 instruction is valid)		
V 10	External o interrupt eriable bit	1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)		

Interrupt control register V2		at reset : 00002		at RAM back-up : 00002	R/W
1/20	Not used	0	This bit has see for		
V23	V23 Not used		This bit has no function, but read/write is enabled.		
1/00	V22 A/D interrupt enable bit		Interrupt disabled (SNZAD instruction is valid)		
V Z 2			Interrupt enabled (SNZAD instruction is invalid) (Note 2)		
1/04	No. Netword		This bit has no function, but read/write is enabled.		
V21	V21 Not used		This bit has no fanotion, but road, write is chabled.		
Vac Notuced		0	This bit has no function, but read/write is enabled.		
V20	V20 Not used				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

## (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V22), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).



<sup>2:</sup> These instructions are equivalent to the NOP instruction.




Fig. 16 Interrupt sequence

#### **EXTERNAL INTERRUPTS**

The 4506 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	INT	When the next waveform is input to INT pin	<b>I</b> 11
		<ul> <li>Falling waveform ("H"→"L")</li> </ul>	l12
		<ul> <li>Rising waveform ("L"→"H")</li> </ul>	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

## (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
  - External 0 interrupt activated condition is satisfied when a valid waveform is input to INT pin.
  - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I1.
- 3 Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
   with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.



# (2) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

#### Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W	
l13	INT pin input control bit (Note 2)	0	INT pin input disab	INT pin input disabled		
113	in in put control bit (Note 2)	1	INT pin input enab	led		
		0	Falling waveform (	"L" level of INT pin is recognized wi	th the SNZI0	
112	Interrupt valid waveform for INT pin/	0	instruction)/"L" level			
112	return level selection bit (Note 2)	Rising waveform ("H" level of INT pin is recognized with the SNZI0				
		'	instruction)/"H" lev	el		
l11	INT pin edge detection circuit control bit	0	One-sided edge detected			
'''	111 INT pin eage detection circuit control bit		Both edges detected			
110	INT pin	0	Disabled			
110	timer 1 control enable bit	1	Enabled			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

<sup>2:</sup> When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

# (3) Notes on interrupts

- ① Note [1] on bit 3 of register I1
  - When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18①) and then, change the bit 3 of register I1.
  - In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18②).
  - Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18<sup>3</sup>).




Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
  - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19①).

```
LA 0 ; (00XX2)
TI1A ; Input of INT disabled.......

DI
EPOF
POF ; RAM back-up

X: these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

- ③ Note [3] on bit 2 of register I1 When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1 is changed. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).




Fig. 20 External 0 interrupt program example-3

### **TIMERS**

The 4506 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer
 The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 21 Auto-reload function

The 4506 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1: 8-bit programmable timer
- Timer 2: 8-bit programmable timer
   (Timers 1 and 2 have the interrupt function, respectively)
- 16-bit timer

Prescaler and timers 1 and 2 can be controlled with the timer control registers W1, W2 and W6. The 16-bit timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	Frequency divider	Instruction clock	4, 16	Timer 1 and 2 count sources	W1
Timer 1	8-bit programmable	Prescaler output (ORCLK)	1 to 256	Timer 2 count source	W1
	binary down counter			CNTR output	W2
	(link to INT input)			Timer 1 interrupt	W6
Timer 2	8-bit programmable	Timer 1 underflow	1 to 256	CNTR output	W2
	binary down counter	Prescaler output (ORCLK)		Timer 2 interrupt	W6
		CNTR input			
		System clock			
16-bit timer	16-bit fixed dividing	Instruction clock	65536	Watchdog timer	
	frequency binary down			(The 16th bit is counted twice)	
	counter				




Fig. 22 Timers structure

**Table 10 Timer control registers** 

	Timer control register W1	at reset : 00002		at RAM back-up : 00002	R/W	
W13	Prescaler control bit	0	Stop (state initialized)			
VVIS	W13 Prescaler control bit		Operating	Operating		
\M/4 o	W12 Prescaler dividing ratio selection bit		Instruction clock divided by 4			
VV 12			Instruction clock divided by 16			
W11	MA. The and a sector Livin		Stop (state retained)			
VVII	W11 Timer 1 control bit		Operating			
W10	W10 Timer 1 count start synchronous circuit		Count start synchronous circuit not selected			
control bit		1	Count start synchronous circuit selected			

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W
W23	Timer 2 control bit	C		Stop (state retained	d)	
VV23	Timer 2 control bit		1	Operating		
W22	Timer 1 count auto-stop circuit selection	0		Count auto-stop circuit not selected		
VVZ2	bit (Note 2)	•	1	Count auto-stop circuit selected		
		W21 W20		Count source		
W21		0	0	Timer 1 underflow	signal	
	Timer 2 count source selection bits		1	Prescaler output (C	DRCLK)	
W20		1	0	CNTR input		
			1	System clock		

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W
W63	Not used	0	This hit has no fun	This bit has no function, but read/write is enabled.	
	I Woo I Not used		THIS SIC HGS HO TUIT	otion, but read, write is enabled.	
W62	W62 Not used		This bit has no function, but read/write is enabled.		
1 *****					
W61	W64 CNTD autant adaption bit		Timer 1 underflow signal divided by 2 output		
W61 CNTR output selection bit		1	Timer 2 underflow signal divided by 2 output		
W60 P12/CNTR function selection bit	0	P12(I/O)/CNTR input (Note 3)			
VV00	W60 P12/CNTR function selection bit		P12 (input)/CNTR input/output (Note 3)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: This function is valid only when the timer 1 count start synchronization circuit is selected.
- 3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

# (1) Timer control registers

• Timer control register W1

Register W1 controls the count operation of timer 1, the selection of count start synchronous circuit, and the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W6

Register W6 controls the P12/CNTR pin function and the selection of CNTR output. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

## (2) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock. Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 3 of register W1 is cleared to "0."



## (3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Stop counting and then execute the T1AB instruction to set data to timer 1. Data can be written to reload register (R1) with the TR1AB instruction.

When writing data to reload register R1 with the TR1AB instruction, the downcount after the underflow is started from the setting value of reload register R1.

Timer 1 starts counting after the following process;

- ① set data in timer 1, and
- 2 set the bit 1 of register W1 to "1."

However, INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register W1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W2 to "1."

When a value set is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

Data can be read from timer 1 with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction.

# (4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Stop counting and then execute the T2AB instruction to set data to timer 2.

Timer 2 starts counting after the following process;

- 1) set data in timer 2,
- ② select the count source with the bits 0 and 1 of register W2, and ③ set the bit 3 of register W2 to "1."

When a value set is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Data can be read from timer 2 with the TAB2 instruction. When reading the data, stop the counter and then execute the TAB2 instruction.

#### (5) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).

Use the interrupt control register V1 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

# (6) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register W1 to "1." The control by INT pin input can be performed by setting the bit 0 of register I1 to "1."

The count start synchronous circuit is set by level change ("H"→"L" or "L"→"H") of INT pin input. This valid waveform is selected by bits 1 (I11) and 2 (I12) of register I1 as follows;

- I11 = "0": Synchronized with one-sided edge (falling or rising)
- I11 = "1": Synchronized with both edges (both falling and rising)
  When register I11="0" (synchronized with the one-sided edge), the rising or falling waveform can be selected by the bit 2 of register I1;
- I12 = "0": Falling waveform
- I12 = "1": Rising waveform

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin. Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or reset.

However, when the count auto-stop circuit is selected (register W22 = "1"), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

# (7) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 2 of register W2 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.



# (8) Timer input/output pin (P12/CNTR pin)

CNTR pin is used to input the timer 2 count source and output the timer 1 and timer 2 underflow signal divided by 2.

The P12/CNTR pin function can be selected by bit 0 of register W6. The CNTR output signal can be selected by bit 1 of register W6.

When the CNTR input is selected for timer 2 count source, timer 2 counts the falling waveform of CNTR input.

## (9) Precautions

Note the following for the use of timers.

Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

Count source

Stop timer 1 or 2 counting to change its count source.

•Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

•Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

•Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.




Fig. 23 Count timing diagram at CNTR input

• Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 24 Timer count start timing and count time when operation starts (T1, T2)



#### **WATCHDOG TIMER**

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "FFFF16," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the  $\overline{\text{RESET}}$  pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.


When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- ® When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of machine cycle because the count source of watchdog timer is the instruction clock.

Fig. 25 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 26). The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 27). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```
WRST; WDF1 flag cleared

DI
DWDT; Watchdog timer function enabled/disabled
WRST; WEF and WDF1 flags cleared
```

Fig. 26 Program example to start/stop watchdog timer

```
₩RST; WDF1 flag cleared
NOP
DI; Interrupt disabled
EPOF; POF instruction enabled
POF2
↓
Oscillation stop (RAM back-up mode)

•
```

Fig. 27 Program example to enter the RAM back-up mode when using the watchdog timer

#### A/D CONVERTER

The 4506 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB
	Differential non-linearity error: ±0.9LSB
Conversion speed	46.5 $\mu$ s (High-speed mode at 4.0 MHz oscillation frequency)
Analog input pin	2




Fig. 28 A/D conversion circuit structure

Table 12 A/D control registers

	A/D control register Q1	at		reset : 00002	at RAM back-up : state retained R/W	
Q13	A/D operation mode selection bit	С	)	A/D conversion mod	de	
Q13	A/D operation mode selection bit	1		Comparator mode		
Q12	Not used	0		This bit has no function, but read/write is enabled.		
			Q10		Selected pins	
Q11	Analog input pin cologtion bits	0	0	AIN0		
Analog input pin selection bits		0	1	AIN1		
Q10		1	0	Not available		
~10		1	1	Not available		

Note: "R" represents read enabled, and "W" represents write enabled.

## (1) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

## (2) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V<sub>ref</sub> generated from the built-in DA converter can be obtained with the reference voltage V<sub>DD</sub> by the following formula:

Logic value of comparison voltage Vref

$$Vref = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

## (3) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

# (4) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

# (5) A/D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins.

# (6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- ① When the A/D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN.
- ③ When the comparison result is V<sub>ref</sub> < V<sub>IN</sub>, the topmost bit of the register AD remains set to "1." When the comparison result is V<sub>ref</sub> > V<sub>IN</sub>, it is cleared to "0."

The 4506 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 62 machine cycles (46.5  $\mu$ s when f(XIN) = 4.0 MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 29).



Comparison voltage (Vref) value At starting conversion Change of successive comparison register AD VDD 1 0 0 0 0 1st comparison 2 VDD VDD **\***1 1 0 ----0 0 0 2nd comparison 2 4 Vdd Vdd Vdd **\*1** \*2 n 0 0 3rd comparison 2 8 4 A/D conversion result After 10th comparison Vdd Vdd \*Α completes 2 1024

Table 13 Change of successive comparison register AD during A/D conversion

\*1: 1st comparison result
\*2: 2nd comparison result
\*3: 3rd comparison result
\*8: 8th comparison result
\*9: 9th comparison result
\*A: 10th comparison result

# (7) A/D conversion timing chart

Figure 29 shows the A/D conversion timing chart.




Fig. 29 A/D conversion timing chart

#### (8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P21/AIN1 pin is A/D converted, and the high-order 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

- ① Select the AIN1 pin function and A/D conversion mode with the register Q1 (refer to Figure 30).
- ② Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- $\circ$  Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ® Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- ® Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 30 Setting registers

## (9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

## (10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V<sub>ref</sub> generated by the built-in DA converter can be determined from the following formula:

Vref = 
$$\frac{VDD}{256}$$
 X n

n: The value of register AD (n = 0 to 255)

## (11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

# (12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (6  $\mu$ s at f(XIN) = 4.0 MHz in high-speed mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

## (13) Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for port P2 function:

· Selection of analog input pins

Even when P20/AIN0, P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

# (14) Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following;

- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the
  operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a
  value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 31 Comparator operation timing chart

# (15) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 32).

· Relative accuracy

① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

· Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n=0 to 1022)

• 1LSB at relative accuracy  $\rightarrow \frac{VFST-V0T}{1022}$  (V)

• 1LSB at absolute accuracy  $\rightarrow \frac{VDD}{1024}$  (V




Fig. 32 Definition of A/D conversion accuracy

## **RESET FUNCTION**

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to  $\overline{\text{RESET}}$  pin, software starts from address 0 in page 0.




Fig. 33 Reset release timing




Fig. 34 RESET pin input waveform and reset operation

## (1) Power-on reset

Reset can be performed automatically at power on (power-on reset) by connecting a diode and a capacitor to RESET pin. Connect RESET pin and the external circuit at the shortest distance.




Fig. 35 Structure of reset pin and its peripherals, and power-on reset operation

Table 14 Port state at reset

Name	Function	State
Do, D1	D0, D1	High-impedance (Note 1)
D2/C, D3/K	D2, D3	High-impedance (Notes 1, 2)
P00, P01, P02, P03	P00-P03	High-impedance (Notes 1, 2)
P10, P11, P12/CNTR, P13/INT	P10-P13	High-impedance (Notes 1, 2)
P20/AIN0, P21/AIN1	P20, P21	High-impedance (Notes 1, 2)

Notes 1: Output latch is set to "1."

2: Pull-up transistor is turned OFF.

## (2) Internal state at reset

Figure 36 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 36 are undefined, so set the initial value to them.

0 0 0 0 0 0 0
Interrupt disabled)
Interrupt disabled)
Interrupt disabled)
Prescaler and timer 1 stopped
Timer 2 stopped)
"X

Fig. 36 Internal state at reset

#### **RAM BACK-UP MODE**

The 4506 Group has the RAM back-up mode.

When the POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF2 instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF2 instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

Table 15 shows the function and states retained at RAM back-up. Figure 36 shows the state transition.

## (1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

## (2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF2 instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

## (3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- reset by watchdog timer is performed, or In this case, the P flag is "0."

Table 15 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	×
carry flag (CY), stack pointer (SP) (Note 2)	*
Contents of RAM	0
Port level	(Note 5)
Selected oscillation circuit	0
Timer control register W1	X
Timer control registers W2, W6	0
Clock control register MR	X
Interrupt control registers V1, V2	X
Interrupt control register I1	0
Timer 1 function	X
Timer 2 function	(Note 3)
A/D conversion function	X
A/D control register Q1	0
Pull-up control registers PU0 to PU2	0
Key-on wakeup control registers K0 to K2	0
External 0 interrupt request flag (EXF0)	×
Timer 1 interrupt request flag (T1F)	X
Timer 2 interrupt request flag (T2F)	(Note 3)
Watchdog timer flags (WDF1)	X (Note 4)
Watchdog timer enable flag (WEF)	X
16-bit timer (WDT)	X (Note 4)
A/D conversion completion flag (ADF)	X
Interrupt enable flag (INTE)	X

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- A: Initialize the watchdog timer flag WDF1 with the WRST instruction, and then execute the POF2 instruction.
- 5: As for the D2/C pin, the output latch of port C is set to "1" at the RAM back-up. However, the output latch of port D2 is retained. As for the other ports, their output levels are retained at the RAM back-up.

## (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 16 shows the return condition for each return source.

## (5) Control registers

• Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

- · Key-on wakeup control register K1
  - Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K2

Register K2 controls the ports P2, D2/C and D3/K key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Pull-up control register PU0
  - Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction.
- Pull-up control register PU1
  - Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction.
- Pull-up control register PU2
  - Register PU2 controls the ON/OFF of the ports P2, D2/C and D3/K pull-up transistor. Set the contents of this register through register A with the TPU2A instruction.
- Interrupt control register I1

Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 16 Return source and return condition

	Return source	Return condition	Remarks
	Port P0	Return by an external "L" level in-	The key-on wakeup function can be selected by one port unit. Set the port
signal	Port P1 (Note)	put.	using the key-on wakeup function to "H" level before going into the RAM back-up state.
	Port P2		back-up state.
enb	Ports D2/C, D3/K		
wakeup	Port P13/INT	Return by an external "H" level or	Select the return level ("L" level or "H" level) with the bit 2 of register I1 ac-
External v	(Note)	"L" level input. The return level can be selected with the bit 2	cording to the external state before going into the RAM back-up state.
xter		(I12) of register I1. When the return level is input, the	
ľ		EXF0 flag is not set.	

Note: When the bit 3 (K13) of register K1 is "0", the key-on wakeup of the INT pin is valid ("H" or "L" level). It is "1", the key-on wakeup of port P13 is valid ("L" level).






Fig. 37 State transition




Fig. 38 Set source and clear source of the P flag




Fig. 39 Start condition identified example using the SNZP instruction

Table 17 Key-on wakeup control register

	Key-on wakeup control register K0		reset: 00002	at RAM back-up : state retained	R/W
K03	Port P03 key-on wakeup	0	Key-on wakeup not	tused	
KU3	control bit	1	Key-on wakeup use	ed	
I/Os	Port P02 key-on wakeup	0 Key-on wakeup not		used	
K02	K02 control bit		Key-on wakeup use	ed	
KO.	Port P01 key-on wakeup	0	0 Key-on wakeup not used		
K01	control bit	1	Key-on wakeup use	ed	
I/Os	Port P0 <sub>0</sub> key-on wakeup	0	Key-on wakeup not	used	
K00	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W
K13	Port P13/INT key-on wakeup	0	P13 key-on wakeup	not used/INT pin key-on wakeup used	
K 13	control bit	1 P13 key-on wakeup		up used/INT pin key-on wakeup not used	
K12	Port P12/CNTR key-on wakeup	0 Key-on wakeup not use 1 Key-on wakeup used		used	
K 12	control bit			ed	
K11	Port P11 key-on wakeup	0 Key-on wakeup not used		used	
N11	control bit	1	1 Key-on wakeup used		
K10	Port P10 key-on wakeup	0			
K IO	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K2		reset : 00002	at RAM back-up : state retained	R/W
I/Os	Port D3/K key-on wakeup	0 Key-on wakeup not		ot used	
K23	control bit	1 Key-on wakeup used		ed	
K22	Port D2/C key-on wakeup	0 Key-on wakeup not		t used	
N22	control bit	1 Key-on wakeup used		ed	
K21	Port P21/AIN1 key-on wakeup	0 Key-on wakeup not used			
N21	control bit	1 Key-on wakeup used			
K20	Port P20/AIN0 key-on wakeup	0	Key-on wakeup not	used	
<b>N</b> 20	control bit	1	Key-on wakeup use	ed	

Note: "R" represents read enabled, and "W" represents write enabled.

Table 18 Pull-up control register and interrupt control register

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	W
DLIO	Port P03 pull-up transistor	0	Pull-up transistor O	OFF	
PU03	control bit	1	Pull-up transistor O	ON	
DUIDO	Port P02 pull-up transistor	0 Pull-up transistor O		FF	
PU02	control bit	1 Pull-up transistor O		N	
DUO	Port P01 pull-up transistor	0 Pull-up transistor OFF		FF	
PU01	control bit	1 Pull-up transistor ON			
DUIDO	Port P00 pull-up transistor	0 Pull-up transistor O		FF	
PU00	control bit	1	Pull-up transistor O	N	

	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	W
DUIA	Port P13/INT pull-up transistor	0	Pull-up transistor O	FF	
PU13	control bit	1	Pull-up transistor O	N	
DUIA	Port P12/CNTR pull-up transistor	0 Pull-up transistor O		FF	
PU12	control bit	1 Pull-up transistor C		N	
DUA	Port P11 pull-up transistor	0 Pull-up transistor OFF			
PU11	control bit	1 Pull-up transistor ON			
DUIA	Port P10 pull-up transistor	0	Pull-up transistor O	FF	
PU10	control bit	1	Pull-up transistor O	N	

	Pull-up control register PU2	at	reset : 00002	at RAM back-up : state retained	W
PU23	Port D <sub>3</sub> /K pull-up transistor	0	Pull-up transistor O	)FF	
PU23	control bit	1	Pull-up transistor O	N	
DLIOs	Port D2/C pull-up transistor	0 Pull-up transistor C		OFF	
PU22	control bit	1 Pull-up transistor ON		N	
DUIG	Port P21/AIN1 pull-up transistor	0 Pull-up transistor OFF			
PU21	control bit	1 Pull-up transistor ON			
DLIOs	Port P20/AIN0 pull-up transistor	0 Pull-up transistor OFF			
PU20	control bit	1	Pull-up transistor O	N	

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W
l13	INT pin input control bit (Note 2)	0	INT pin input disab	pled	
113	in pin input control bit (Note 2)	1	INT pin input enab	led	
	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized with the SNZI0		th the SNZI0
l12			instruction)/"L" level		
		1	Rising waveform ("H" level of INT pin is recognized with the SNZIO		
			instruction)/"H" lev	el	
l1 <sub>1</sub>	INT pin edge detection circuit control bit	0	One-sided edge de	etected	
'''	The live pin eage detection circuit control bit		Both edges detected		
110	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



<sup>2:</sup> When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

#### **CLOCK CONTROL**

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- · RC oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- · Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 40 shows the structure of the clock control circuit.

The 4506 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator or the RC oscillation can be used for the source oscillation (f(XIN)) of the 4506 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.




Fig. 40 Clock control circuit structure

## (1) Selection of source oscillation (f(XIN))

The ceramic resonator or RC oscillation can be used for the source oscillation of the MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, the MCU operates by the on-chip oscillator.

### (2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to Vss and leave XOUT pin open (Figure 42).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

## (3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 43).

#### (4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 44).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 41 Switch to ceramic resonance/RC oscillation




Fig. 42 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 43 Ceramic resonator external circuit




Fig. 44 External RC oscillation circuit

## (5) External clock

When the external signal clock is used as the source oscillation (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. Then, execute the CMCK instruction (Figure 45).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the RAM back-up mode (POF2 instruction) cannot be used when using the external clock.

## (6) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig. 45 External clock input circuit

Table 19 Clock control register MR

Clock control register MR		at reset : 11002		reset : 11002	at RAM back-up : 11002	R/W
			MR2	System clock		
MR3		0	0	f(XIN) (high-speed n	node)	
	MR2 System clock selection bits	0	1	f(XIN)/2 (middle-speed mode)		
MR2		1	0	f(XIN)/4 (low-speed	mode)	
		1	1	f(XIN)/8 (default mo	de)	
MR1	Not your	(	)			
IVIET	Not used	1		This bit has no function, but read/write is enabled.		
MR <sub>0</sub>	Not used	0				
IVIAU	Not used	1		This bit has no function, but read/write is enabled.		

Note: "R" represents read enabled, and "W" represents write enabled.

### **ROM ORDERING METHOD**

Please submit the information described below when ordering Mask ROM.

- (2) Data to be written into mask ROM ...... EPROM (three sets containing the identical data)
- (3) Mark Specification Form ...... 1

\*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).



#### LIST OF PRECAUTIONS

#### 1 Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1  $\mu$ F) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- · use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k $\Omega$  (connect this resistor to CNVss/ VPP pin as close as possible).

## ② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

#### 3 Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

### Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

### ⑤ Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

### © Timer count source

Stop timer 1 or 2 counting to change its count source.

#### Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

#### ® Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

#### Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

© Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer

2 operates synchronizing with the falling edge of CNTR input.




Fig. 46 Timer count start timing and count time when operation starts (T1, T2)

#### <sup>10</sup>Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

#### 12 Multifunction

- The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20 and P21 can be used even when AIN0 and AIN1 are selected.

#### <sup>®</sup> Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

## <sup>(1)</sup>POF2 instruction

When the POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF2 instruction continuously.



## ®P13/INT pin

#### Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 47<sup>(1)</sup>) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 47<sup>2</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 47<sup>3</sup>).

```
LA
          : (XXX02)
TV1A
          ; The SNZ0 instruction is valid ..... ①
LA
          ; (1XXX2)
TI1A
          ; Control of INT pin input is changed
NOP
           SNZ0
          ; The SNZ0 instruction is executed
           (EXF0 flag cleared)
NOP
           X: these bits are not used here.
```

Fig. 47 External 0 interrupt program example-1

### Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 48①).

```
LA 0 ; (00XX2)
TI1A ; Input of INT disabled......

DI
EPOF
POF2 ; RAM back-up

X: these bits are not used here.
```

Fig. 48 External 0 interrupt program example-2

#### Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 49<sup>①</sup>) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 49@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 49<sup>3</sup>).




Fig. 49 External 0 interrupt program example-3

#### ® Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for port P2 function:

· Selection of analog input pins

Even when P20/AIN0 and P21/AIN1 are set to pins for analog input, they continue to function as port P2 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

#### Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following:

- Clear the bit 2 of register V2 to "0" (refer to Figure 50<sup>®</sup>) to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 50 A/D conversion interrupt program example

#### ® Notes for the use of A/D conversion 3

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01  $\mu$ F to 1  $\mu$ F) to analog input pins (Figure 51). When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 52. In addition, test the application products sufficiently.




Fig. 51 Analog input external circuit example-1




Fig. 52 Analog input external circuit example-2

### Clock control

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the on-chip oscillator stop.

#### On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

#### 10 External clock

When the external signal clock is used as the source oscillation (f(Xin)), note that the RAM back-up mode (POF2 instructions) cannot be used.

#### Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

## ® Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



## **CONTROL REGISTERS**

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W	
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (	(SNZT2 instruction is valid)		
V 13	V13   Timer 2 interrupt enable bit		Interrupt enabled (	SNZT2 instruction is invalid) (Note 2	2)	
V12	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)			
V 12	Timer Timerrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)			
V11	Not used	0	This hit has no fun	ction, but read/write is enabled.		
V 11	Not useu	1	This bit has no function, but read/white is enabled.			
V10	External 0 interrupt anable bit	0	Interrupt disabled (SNZ0 instruction is valid)			
V 10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)			

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W	
\/Os	Not used	0	T1: 1::1			
V23	V23 Not used		This bit has no function, but read/write is enabled.			
V22	V22 A/D interrupt enable bit		Interrupt disabled (SNZAD instruction is valid)			
V 22	A/D interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)			
V21	Not used	0	This bit has no function, but read/write is enabled.			
V Z 1	Not used	1	This bit has no fanction, but road, while is chapted.			
\/2°	V20 Not used		This bit has no function, but read/write is enabled.			
V 20						

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W
l13	INT pin input control bit (Note 3)	0	INT pin input disab	bled	
113	in pin input control bit (Note 3)	1	INT pin input enab	led	
		0	Falling waveform (	"L" level of INT pin is recognized wi	th the SNZI0
112	Interrupt valid waveform for INT pin/	0	instruction)/"L" level		
112	return level selection bit (Note 3)	1	Rising waveform (	"H" level of INT pin is recognized wi	th the SNZI0
		'	instruction)/"H" level		
l1 <sub>1</sub>	INT pin adda detection circuit control bit	0	One-sided edge detected		
111	In I		Both edges detected		
110	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

	Clock control register MR		at reset : 11002		at RAM back-up : 11002 R/W	٧
		MRз	MR2	'	System clock	
MR3	MR3	0	0	f(XIN) (high-speed n	node)	
	System clock selection bits	0	1	f(XIN)/2 (middle-speed mode)		
MR <sub>2</sub>		1	0	f(XIN)/4 (low-speed	mode)	
		1	1	f(XIN)/8 (default mod	de)	
MR1	Not your	(	)			
IVIE	MR1 Not used			This bit has no function, but read/write is enabled.		
MR <sub>0</sub>	Not used	0				
IVINO	Not used	1		This bit has no function, but read/write is enabled.		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



<sup>2:</sup> These instructions are equivalent to the NOP instruction.

<sup>3:</sup> When the contents of 112 and 113 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

	Timer control register W1		reset : 00002	at RAM back-up : 00002	R/W	
W13	Prescaler control bit	0	Stop (state initialize	ed)		
VVIS	W13 Prescaler control bit	1	Operating			
W12	W12 Prescaler dividing ratio selection bit	0	Instruction clock divided by 4			
VV 12	Frescaler dividing ratio selection bit	1	Instruction clock di	Instruction clock divided by 16		
W11	Timer 1 control bit	0	Stop (state retained	d)		
VVII	Timer i control bit	1	Operating			
W10	W10 Timer 1 count start synchronous circuit	0	Count start synchronous circuit not selected			
VV 10	control bit		Count start synchronous circuit selected			

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W
W23	Timer 2 control bit	(	)	Stop (state retained	d)	
VV23	Timer 2 control bit	1	1	Operating		
W22	Timer 1 count auto-stop circuit selection	(	)	Count auto-stop circuit not selected		
****	bit (Note 2)	1	1	Count auto-stop circuit selected		
1440		W21	W20		Count source	
W21		0	0	Timer 1 underflow signal		
	Timer 2 count source selection bits	0 1 1 0		Prescaler output (ORCLK)		
W20	Timer 2 count source selection bits			CNTR input		
		1	1	System clock		

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W		
W63	Not used	0	This hit has no fun	ction, but read/write is enabled.			
1100	Not about	1	THIS SIC HAS HO TAIN	otion, but read, write is enabled.			
W62	W62 Not used		This hit has no function but road/uvita is anabled				
VV02	Not used	1	This bit has no lun	This bit has no function, but read/write is enabled.			
W61	CNTR output selection bit	0	Timer 1 underflow signal divided by 2 output				
VVOI	CNTR output selection bit	1	Timer 2 underflow	signal divided by 2 output			
W60	W60 P12/CNTR function selection bit		P12(I/O)/CNTR input (Note 3)				
VV00	F12/CNTR Turiction selection bit	1	P12 (input)/CNTR i	input/output (Note 3)			

	A/D control register Q1		at	reset : 00002	at RAM back-up : state retained	R/W
Q13	A/D operation mode selection bit	(	0 A/D conversion mode			
Q13	A/D operation mode selection bit	1	1	Comparator mode		
Q12	Not used	1	) I	This bit has no function, but read/write is enabled.		
		Q11	Q10		Selected pins	
Q11	Analog input pip colection bits	0	0	AIN0		
	Analog input pin selection bits	0	1	AIN1		
Q10		1	0	Not available		
		1	1	1 Not available		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



<sup>2:</sup> This function is valid only when the timer 1 count start synchronization circuit is selected.
3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W	
K03	Port P03 key-on wakeup	0	Key-on wakeup not	used		
K03	control bit	1	Key-on wakeup use	ed		
K02	Port P02 key-on wakeup	0	Key-on wakeup not	iot used		
K02	control bit	1	Key-on wakeup use	ed		
K01	Port P01 key-on wakeup	0	Key-on wakeup not	ot used		
KU1	control bit	1 Key-on wakeup use		ed		
K00	Port P00 key-on wakeup	0	Key-on wakeup not used			
K00	control bit	1	Key-on wakeup use	ed		

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W
K13	Port P13/INT key-on wakeup	0	P13 key-on wakeup	not used/INT pin key-on wakeup used	
K 13	control bit	1	P13 key-on wakeup	used/INT pin key-on wakeup not used	
K12	Port P12/CNTR key-on wakeup	0	Key-on wakeup not	used	
K 12	control bit	1	Key-on wakeup use	ed	
1/4 /	Port P11 key-on wakeup	0	Key-on wakeup not	ot used	
K11	control bit	1	Key-on wakeup use	ed	
K10	Port P10 key-on wakeup	0	Key-on wakeup not	used	
K10	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K2		reset : 00002	at RAM back-up : state retained	R/W
K23	Port D <sub>3</sub> /K key-on wakeup	0	Key-on wakeup not	used	
N23	control bit	1	Key-on wakeup use	ed	
K22	Port D2/C key-on wakeup	0	Key-on wakeup not used		
N22	control bit	1	Key-on wakeup use	ed	
K21	Port P21/AIN1 key-on wakeup	0	Key-on wakeup not	used	
NZ1	control bit	1	Key-on wakeup use	ed	
K20	Port P20/AIN0 key-on wakeup	0	Key-on wakeup not	used	
K20	control bit	1	Key-on wakeup use	ed	

Note: "R" represents read enabled, and "W" represents write enabled.

	Pull-up control register PU0		reset : 00002	at RAM back-up : state retained	W	
DUIDo	Port P03 pull-up transistor	0	Pull-up transistor O	FF		
PU03	control bit	1	Pull-up transistor O	N		
DUIDo	Port P02 pull-up transistor	0	Pull-up transistor O	OFF		
PU02	control bit	1	Pull-up transistor O	N		
DUIG	Port P01 pull-up transistor	0	Pull-up transistor O	FF		
PU01	control bit	1	Pull-up transistor O	N		
DLIOs	Port P0o pull-up transistor	0	Pull-up transistor O	FF		
PU00	control bit	1	Pull-up transistor O	N		

	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	W			
PU13	Port P13/INT pull-up transistor	0	0 Pull-up transistor OFF					
PU13	control bit	1	Pull-up transistor ON					
DUIA	Port P12/CNTR pull-up transistor	0	Pull-up transistor OFF					
PU12	control bit	1	Pull-up transistor ON					
PU11	Port P11 pull-up transistor	0	Pull-up transistor OFF					
PUII	control bit	1	Pull-up transistor O	N				
PU10	Port P10 pull-up transistor	0	Pull-up transistor O	FF				
PU10	control bit	1	Pull-up transistor O	N				

	Pull-up control register PU2	at reset : 00002		at RAM back-up : state retained W				
PU23	Port D3/K pull-up transistor	0	0 Pull-up transistor OFF					
PU23	control bit	1	Pull-up transistor ON					
DI IO-	Port D2/C pull-up transistor	0	Pull-up transistor OFF					
PU22	control bit	1	Pull-up transistor ON					
DI IO.	Port P21/AIN1 pull-up transistor	0	Pull-up transistor O	FF				
PU21	control bit	1	Pull-up transistor O	N				
DUIDo	Port P20/AIN0 pull-up transistor	0	Pull-up transistor OFF					
PU20	control bit	1	Pull-up transistor O	N				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

#### **INSTRUCTIONS**

The 4506 Group has the 110 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

#### **SYMBOL**

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
Α	Register A (4 bits)	WDF1	Watchdog timer flag
В	Register B (4 bits)	WEF	Watchdog timer enable flag
DR	Register D (3 bits)	INTE	Interrupt enable flag
E	Register E (8 bits)	EXF0	External 0 interrupt request flag
Q1	A/D control register Q1 (4 bits)	Р	Power down flag
V1	Interrupt control register V1 (4 bits)	ADF	A/D conversion completion flag
V2	Interrupt control register V2 (4 bits)		
11	Interrupt control register I1 (4 bits)	D	Port D (4 bits)
W1	Timer control register W1 (4 bits)	P0	Port P0 (4 bits)
W2	Timer control register W2 (4 bits)	P1	Port P1 (4 bits)
W6	Timer control register W6 (4 bits)	P2	Port P2 (2 bits)
MR	Clock control register MR (4 bits)	С	Port C (1 bit)
K0	Key-on wakeup control register K0 (4 bits)	K	Port K (1 bit)
K1	Key-on wakeup control register K1 (4 bits)		
K2	Key-on wakeup control register K2 (4 bits)	х	Hexadecimal variable
PU0	Pull-up control register PU0 (4 bits)	у	Hexadecimal variable
PU1	Pull-up control register PU1 (4 bits)	z	Hexadecimal variable
PU2	Pull-up control register PU2 (4 bits)	р	Hexadecimal variable
X	Register X (4 bits)	n	Hexadecimal constant
Υ	Register Y (4 bits)	i	Hexadecimal constant
Z	Register Z (2 bits)	j	Hexadecimal constant
DP	Data pointer (10 bits)	A3A2A1A0	Binary notation of hexadecimal variable A
	(It consists of registers X, Y, and Z)		(same for others)
PC	Program counter (14 bits)		
РСн	High-order 7 bits of program counter	$\leftarrow$	Direction of data movement
PCL	Low-order 7 bits of program counter	$\leftrightarrow$	Data exchange between a register and memory
SK	Stack register (14 bits X 8)	?	Decision of state shown before "?"
SP	Stack pointer (3 bits)	( )	Contents of registers and memories
CY	Carry flag	_	Negate, Flag unchanged after executing instruction
R1	Timer 1 reload register	M(DP)	RAM address pointed by the data pointer
R2	Timer 2 reload register	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T1	Timer 1	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0
T2	Timer 2		in page p5 p4 p3 p2 p1 p0
T1F	Timer 1 interrupt request flag	С	Hex. C + Hex. number x (also same for others)
T2F	Timer 2 interrupt request flag	+	
		x	
		1	

Note: Some instructions of the 4506 Group has the skip function to unexecute the next described instruction. The 4506 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



## INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
_	TAB	(A) ← (B)	75, 88		XAMI j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$	87, 88
	ТВА	(B) ← (A)	81, 88	RAM to register transfer		$j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$	
	TAY	$(A) \leftarrow (Y)$	81, 88	egiste	TMA j	(M(DP)) ← (A)	83, 88
	TYA	$(Y) \leftarrow (A)$	86, 88	AM to r	11007	$(X) \leftarrow (X) = X \times (X)$ $ X  = 0 \text{ to } 15$	00,00
_	TEAB	(E7–E4) ← (B) (E3–E0) ← (A)	82, 88	<u>~</u>			00.00
ansfe					LA n	(A) ← n n = 0 to 15	66, 90
Register to register transfer	TABE	$(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$	76, 88		TABP p	(SP) ← (SP) + 1	76, 90
ster to re	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	81, 88			$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	
Regis	TAD	$ (A2-A0) \leftarrow (DR2-DR0) $ $ (A3) \leftarrow 0 $	76, 88			$(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$	
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	81, 88		AM	(SP) ← (SP) – 1	60, 90
	TAX	$(A) \leftarrow (X)$	80, 88		AMC	$(A) \leftarrow (A) + (M(DP))$	60, 90
	TASP	(A2–A0) ← (SP2–SP0) (A3) ← 0	79, 88	Ē		$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	
	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$	66, 88	Arithmetic operation	A n	$(A) \leftarrow (A) + n$ n = 0  to  15	60, 90
RAM addresses	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	66, 88	thmetic	AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$	61, 90
M add	INY	$(Y) \leftarrow (Y) + 1$	66, 88	Arii	OR	$(A) \leftarrow (A) OR (M(DP))$	68, 90
RA	DEY	(Y) ← (Y) − 1	63, 88		sc	(CY) ← 1	71, 90
		$(A) \leftarrow (M(DP))$			RC	(CY) ← 0	69, 90
	TAM j	$(X) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$	78, 88		SZC	(CY) = 0 ?	74, 90
ansfei	XAM j	$(A) \leftarrow \rightarrow (M(DP))$	86, 88		СМА	$(A) \leftarrow (\overline{A})$	63, 90
RAM to register transfer	AZAWI J	$(X) \leftarrow (X) \in X(X) $ $(X) \leftarrow (X) \leftarrow (X) \leftarrow (X) $ $(X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) $ $(X) \leftarrow (X) \leftarrow $	00,00		RAR	→ CY → A3A2A1A0 —	68, 90
RAM to	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$	87, 88				

Note: p is 0 to 15 for M34506M2, p is 0 to 31 for M34506M4/E4.

## **INDEX LIST OF INSTRUCTION FUNCTION (continued)**

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	SB j	(Mj(DP)) ← 1	70, 90		DI	$(INTE) \leftarrow 0$	64, 94
<u>c</u>		j = 0 to 3			EI	(INTE) ← 1	64, 94
ratio	RB j	$(Mj(DP)) \leftarrow 0$	69, 90				
Bit operation		j = 0  to  3			SNZ0	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) $\leftarrow$ 0	72, 94
ā	SZB j	(Mj(DP)) = 0 ?	74, 90			V10 = 1: SNZ0 = NOP	
		j = 0 to 3			CNZIO	140 4 (INIT) "11" O	70.04
<u> </u>	SEAM	(A) = (M(DP))?	72, 90	ation	SNZI0		73, 94
Comparison operation				nterrupt operation			
comp	SEA n	(A) = n? n = 0 to 15	71, 90	rupt o	TAV1	(A) ← (V1)	79, 94
				Inter	TV1A	(V1) ← (A)	85, 94
	Ва	(PCL) ← a6–a0	61, 92		TAV2	(A) ← (V2)	79, 94
ratio	BL p, a	(PCH) ← p (Note)	61, 92		17.02	(**)	75,54
obe ι		(PCL) ← a6–a0			TV2A	(V2) ← (A)	85, 94
Branch operation	BLA p	(PCH) ← p (Note)	61, 92		TAI1	(A) ← (I1)	77, 94
Δ.		$(PCL) \leftarrow (DR2-DR0, A3-A0)$			T14.A	(14) . (4)	00.04
	BM a	(SP) ← (SP) + 1	62, 92		TI1A	(I1) ← (A)	82, 94
		$(SK(SP)) \leftarrow (PC)$			TAW1	(A) ← (W1)	80, 94
		(PCH) ← 2 (PCL) ← a6–a0			TW1A	(W1) ← (A)	85, 94
ion							
Subroutine operation	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	62, 92		TAW2	(A) ← (W2)	80, 94
ine o		$(PCH) \leftarrow p (Note)$			TW2A	(W2) ← (A)	85, 94
orouti		(PCL) ← a6–a0			TAW6	(A) ← (W6)	80, 94
Suk	BMLA p	(SP) ← (SP) + 1	62, 92		IAVVO	(A) ( (VO)	00, 34
		$(SK(SP)) \leftarrow (PC)$		ے	TW6A	(W6) ← (A)	86, 94
		(PCH) ← p (Note) (PCL) ← $(DR2-DR0, A3-A0)$		ratio	TAB1	(B) ← (T17–T14)	75, 94
		(20)	70.00	Timer operation		(A) ← (T13–T10)	
	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	70, 92	Time	T1AB	(R17–R14) ← (B)	74, 94
						(T17−T14) ← (B)	
	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	70, 92			$(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$	
tion							
Return operation	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	70, 92		TAB2	$(B) \leftarrow (T27-T24)$ $(A) \leftarrow (T23-T20)$	75, 94
turn c						(., \ (120 120)	
Rei					T2AB	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$	75, 94
						$(R23-R20) \leftarrow (A)$	
						(T23−T20) ← (A)	

Note: p is 0 to 15 for M34506M2, p is 0 to 31 for M34506M4/E4. INDEX LIST OF INSTRUCTION FUNCTION (continued)

Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
TR1AB	$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$	84, 94		IAK	(A <sub>0</sub> ) ← (K) (A <sub>3</sub> –A <sub>1</sub> ) ← 0	65, 96
SNZT1	V12 = 0: (T1F) = 1 ?  After skipping (T1F) ← 0	73, 94		ОКА	(K) ← (A0)	67, 96
	V12 = 1: SNZT1 = NOP			TK0A	(K0) ← (A)	82, 96
SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0	73, 94	tion	TAK0	(A) ← (K0)	77, 96
	V13 = 1: SNZT2 = NOP		operat	TK1A	(K1) ← (A)	82, 96
IAP0	(A) ← (P0)	65, 96	Output	TAK1	(A) ← (K1)	77, 96
ОР0А	(P0) ← (A)	67, 96	lnput/	TK2A	(K2) ← (A)	83, 96
IAP1	(A) ← (P1)	65, 96		TAK2	(A) ← (K2)	78, 96
OP1A	(P1) ← (A)	67, 96		TPU0A	(PU0) ← (A)	83, 96
IAP2	$(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$	65, 96		TPU1A	(PU1) ← (A)	84, 96
OP2A	(P21, P20) ← (A1, A0)	68, 96		TPU2A	(PU2) ← (A)	84, 96
CLD	(D) ← 1	62, 96		IABAD	(B) ← (AD9–AD6)	76, 98
RD	$(D(Y)) \leftarrow 0$ (Y) = 0 to 3	69, 96			In comparator mode (Q13 = 1), (B) $\leftarrow$ (AD7-AD4) (A) $\leftarrow$ (AD3-AD0)	
SD	$(D(Y)) \leftarrow 1$ (Y) = 0 to 3	71, 96		TALA	$(A3, A2) \leftarrow (AD1, AD0)$	78, 98
SZD	(D(Y)) = 0? (Y) = 0 to 3	74, 96	tion	TADAB	(AD7–AD4) ← (B)	77, 98
SCP	(C) ← 1	71, 96	opera	TA 04		70.00
RCP	(C) ← 0	69, 96	rersion			79, 98
SNZCP	(C) = 1 ?	72, 96	D con			84, 98
			<b>A</b>	ADST	Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting	60, 98
				SNZAD	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP	72, 98
	TR1AB  SNZT1  SNZT2  IAP0  OP0A  IAP1  OP1A  IAP2  OP2A  CLD  RD  SD  SZD  SCP  RCP	TR1AB $(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ SNZT1 $V12 = 0$ : $(T1F) = 1$ ? After skipping, $(T1F) \leftarrow 0$ V12 = 1: SNZT1 = NOP SNZT2 $V13 = 0$ : $(T2F) = 1$ ? After skipping, $(T2F) \leftarrow 0$ V13 = 1: SNZT2 = NOP IAPO $(A) \leftarrow (P0)$ OP0A $(P0) \leftarrow (A)$ IAP1 $(A) \leftarrow (P1)$ OP1A $(P1) \leftarrow (A)$ IAP2 $(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$ OP2A $(P21, P20) \leftarrow (A1, A0)$ CLD $(D) \leftarrow 1$ RD $(D(Y)) \leftarrow 0$ (Y) = 0  to  3 SD $(D(Y)) \leftarrow 1$ (Y) = 0  to  3 SZD $(D(Y)) = 0$ ? (Y) = 0  to  3 SCP $(C) \leftarrow 1$ RCP $(C) \leftarrow 0$	TR1AB $(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $84, 94$ $(R13-R10) \leftarrow (A)$ $84, 94$ $(R13-R10) \leftarrow (A)$ $84, 94$ $(R13-R10) \leftarrow (A)$ $(R13-R10) \leftarrow ($	TR1AB $(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(R13-R10) \leftarrow (R13-R10)$ $(R13$	TR1AB (R17-R14) ← (B) (R13-R10) ← (A)  SNZT1 V12 = 0: (T1F) = 1?	TR1AB (R17-R14) ← (B) (R13-R10) ← (A) 84, 94 (R13-R10) ← (A) 94, 94, 94, 94, 94, 94, 94, 94, 94, 94,

# INDEX LIST OF INSTRUCTION FUNCTION (continued)

Function PC) ← (PC) + 1	Page 67, 98
PC) ← (PC) + 1	67 98
	07, 30
AM back-up	68, 98
OF2 instructions valid	64, 98
P) = 1 ?	73, 98
	64, 98
,	86, 98
	63, 98
C oscillation circuit selected	63, 98
$\mathbf{A} \leftarrow (MR)$	78, 98
$MR) \leftarrow (A)$	83, 98
֡֡֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜	AM back-up  OF2 instructions valid  P) = 1?  top of watchdog timer function enabled  VDF1) = 1?  fter skipping, (WDF1) ← 0  eramic resonance circuit elected  C oscillation circuit selected  A) ← (MR)  MR) ← (A)

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n	and accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 1 0 n n n n 0 0 6 n	words	cycles		<u> </u>
	16	1	1	-	Overflow = 0
Operation:	(A) ← (A) + n	Grouping:	Arithmetic	operation	
	n = 0 to 15	Description	: Adds the \	/alue n in	the immediate field to
			_		a result in register A.
				•	g CY remains unchanged.
					ction when there is no to operation.
					struction when there is
			overflow as	s the result	t of operation.
ADST (A/D	conversion STart)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 1 1 1 1 <sub>2</sub> 2 9 F <sub>16</sub>	words 1	cycles 1	_	
_		'	'	_	
Operation:	$(ADF) \leftarrow 0$	Grouping:	A/D conve		
	Q13 = 0: A/D conversion starting	Description			onversion completion
	Q13 = 1: Comparator operation starting (Q13 : bit 3 of A/D control register Q1)		-		conversion at the A/D (3 = 0) or the compara-
	(Q10. Bit 0 0177 B Contact register Q1)				comparator mode (Q13
			= 1) is star		
	ccumulator and Memory)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 1 0 1 0 1 0 <sub>2</sub> 0 0 A <sub>16</sub>	1	1	_	_
0	(A) (A) (A((DD))		A ::1 ::		
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic		f M(DP) to register A.
		Description			egister A. The contents
			of carry fla	g CY rema	ins unchanged.
AMC (Add a	accumulator, Memory and Carry)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 0 1 1 2 0 0 B 16	words	cycles		
		1 1	1	0/1	_
		'			
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic	operation	
Operation:		Grouping:	Arithmetic	-	f M(DP) and carry flag
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic  Adds the c  CY to regis	contents of ster A. Sto	res the result in regis-
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic : Adds the c	contents of ster A. Sto	res the result in regis-
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic  Adds the c  CY to regis	contents of ster A. Sto	res the result in regis-
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic  Adds the c  CY to regis	contents of ster A. Sto	res the result in regis-



AND (logic	cal AND between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 2 0 1 8 16	words 1	cycles 1	_	_
Om a mati a m a	(A) . (A) AND (M/DD))	Grouping	Arithmetic	operation	
Operation:	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping:		•	tion between the con-
		·	tents of r	egister A	and the contents o e result in register A.
B a (Branc	h to address a)				
Instruction code	D9 D0  0 1 1 a6 a5 a4 a3 a2 a1 a0 2 1 8 a 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(PCL) ← a6 to a0	Grouping:	Branch op	eration	
		Description Note:	a in the ide	entical page e branch ac	ddress within the page
BL p, a (B	ranch Long to address a in page p)  D9  D0  0 0 1 1 1 p4 p3 p2 p1 p0 2 0 E p p 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub> 2 a a <sub>16</sub>			("	
0	(20.4)	Grouping:	Branch op		· Propohoo to addross
Operation:	$(PCH) \leftarrow p$	Description			: Branches to address
	(PCL) ← a6 to a0	Note:	a in page p p is 0 to 15 for M34506	5 for M345	06M2, and p is 0 to 31
BLA p (Bra	anch Long to address (D) + (A) in page p)				
Instruction code	D9 D0 0 0 0 1 0 0 0 0 1 0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p 16	2	2	_	_
Operation:	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Grouping: Branch operation  Description: Branch out of a page: Branches to addr (DR2 DR1 DR0 A3 A2 A1 A0)2 specified registers D and A in page p.  Note: p is 0 to 15 for M34506M2, and p is 0 to for M34506M4/E4.			

	nch and Mark to address a in page 2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 2 1 a a a	words	cycles		
		1	1	_	_
Operation:	(SP) ← (SP) + 1	Grouping:	Subroutine	call opera	ation
•	$(SK(SP)) \leftarrow (PC)$	Description	: Call the s	ubroutine	in page 2 : Calls th
	(PCH) ← 2		subroutine	at address	s a in page 2.
	(PCL) ← a6–a0	Note:	Subroutine	e extendir	ng from page 2 to a
			other page	e can also	be called with the B
					arts on page 2.
					the stack because the
			maximum I	evel of sub	routine nesting is 8.
BML p, a (	Branch and Mark Long to address a in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p	words	cycles		
		2	2	_	_
	1 0 0 a6 a5 a4 a3 a2 a1 a0 <sub>2</sub> 2 a a a <sub>16</sub>				
		Grouping:	Subroutine		
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subroutine
	$(SK(SP)) \leftarrow (PC)$	Note:	address a		506M2, and p is 0 to 3
	$(PCH) \leftarrow p$	Note.	for M34506		odowiz, and p is o to t
	(PCL) ← a6–a0		r the stack because th		
					routine nesting is 8.
			maximam	010101000	roduno nooting to o.
DMI A n /E	Proposition of Mark Long to address (D) L (A) in page	2)			
Instruction	Branch and Mark Long to address (D) + (A) in page	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 0 .	words	cycles		Chap containen
	0 0 0 1 1 0 0 0 0 2 0 3 0 16	2	2	_	_
	1   0   0   p4   0   0   p3   p2   p1   p0   2   p   p   40		•		
	1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p <sub>16</sub>	Grouping:	Subroutine		
Operation:	(SP) ← (SP) + 1		: Call the su	broutine :	Calls the subroutine a
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$		: Call the su address (D	broutine : DR2 DR1 D	Calls the subroutine a Ro A3 A2 A1 A0)2 spec
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$	Description	address (D	broutine : R2 DR1 D isters D ar	Calls the subroutine a Ro A3 A2 A1 A0)2 spec nd A in page p.
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$		address (D fied by reg p is 0 to 1	broutine : R2 DR1 D isters D ar 5 for M345	Calls the subroutine a Ro A3 A2 A1 A0)2 spec nd A in page p.
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$	Description	address (D fied by reg p is 0 to 1: for M34506	broutine : DR2 DR1 DI isters D ar 5 for M345 M4/E4.	Calls the subroutine a Ro A3 A2 A1 A0)2 spec nd A in page p. 506M2, and p is 0 to 3
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$	Description	address (D fied by reg p is 0 to 1s for M34506 Be careful	broutine:  0R2 DR1 Disters D ar  5 for M345  M4/E4.  not to over	Calls the subroutine a Ro A3 A2 A1 A0)2 spec nd A in page p. 506M2, and p is 0 to 3 r the stack because th
	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Description	address (D fied by reg p is 0 to 1s for M34506 Be careful	broutine:  0R2 DR1 Disters D ar  5 for M345  M4/E4.  not to over	Calls the subroutine a Ro A3 A2 A1 A0)2 spec nd A in page p. 506M2, and p is 0 to 3
<b>CLD</b> (CLea	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Description Note:	address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I	broutine: bR2 DR1 Disters D ar for M345 M4/E4. not to over	Calls the subroutine at R0 A3 A2 A1 A0)2 spect and A in page p. 506M2, and p is 0 to 3 at the stack because the routine nesting is 8.
CLD (CLea	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ ar port D)  D9  D0	Description	address (D fied by reg p is 0 to 1s for M34506 Be careful	broutine:  0R2 DR1 Disters D ar  5 for M345  M4/E4.  not to over	Calls the subroutine a Ro A3 A2 A1 A0)2 spec nd A in page p. 506M2, and p is 0 to 3 r the stack because th
CLD (CLea	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:	address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I	broutine: bR2 DR1 Disters D ar for M345 M4/E4. not to over	Calls the subroutine at R0 A3 A2 A1 A0)2 spect and A in page p. 506M2, and p is 0 to 3 at the stack because the routine nesting is 8.
CLD (CLea Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ Par port D)  D9  D0  0 0 0 0 0 1 0 0 0 1 2 0 1 1 1 16	Note:  Number of words	address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I Number of cycles	broutine: DR2 DR1 Disters D ar for M345 M4/E4. not to over evel of sub	Calls the subroutine of Ro A3 A2 A1 A0)2 spectod A in page p. 506M2, and p is 0 to 3 or the stack because the proutine nesting is 8.  Skip condition
CLD (CLea Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ ar port D)  D9  D0	Note:  Number of words  1  Grouping:	c Call the su address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I Number of cycles 1	broutine: PR2 DR1 Disters D ar for M345 M4/E4. not to over evel of sub Flag CY  ut operation	Calls the subroutine a R0 A3 A2 A1 A0)2 spec nd A in page p. 506M2, and p is 0 to 3 r the stack because the routine nesting is 8.  Skip condition
CLD (CLea Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ Par port D)  D9  D0  0 0 0 0 0 1 0 0 0 1 2 0 1 1 1 16	Note:  Number of words  1  Grouping:	address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I Number of cycles	broutine: PR2 DR1 Disters D ar for M345 M4/E4. not to over evel of sub Flag CY  ut operation	Calls the subroutine a R0 A3 A2 A1 A0)2 spec nd A in page p. 506M2, and p is 0 to 3 r the stack because the routine nesting is 8.  Skip condition
CLD (CLea Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ Par port D)  D9  D0  0 0 0 0 0 1 0 0 0 1 2 0 1 1 1 16	Note:  Number of words  1  Grouping:	c Call the su address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I Number of cycles 1	broutine: PR2 DR1 Disters D ar for M345 M4/E4. not to over evel of sub Flag CY  ut operation	Calls the subroutine at Ro A3 A2 A1 A0)2 spect and A in page p. 506M2, and p is 0 to 3 at the stack because the routine nesting is 8.  Skip condition
CLD (CLea Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ Par port D)  D9  D0  0 0 0 0 0 1 0 0 0 1 2 0 1 1 1 16	Note:  Number of words  1  Grouping:	c Call the su address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I Number of cycles 1	broutine: PR2 DR1 Disters D ar for M345 M4/E4. not to over evel of sub Flag CY  ut operation	Calls the subroutine of Ro A3 A2 A1 A0)2 spectod A in page p. 506M2, and p is 0 to 3 or the stack because the proutine nesting is 8.  Skip condition
CLD (CLea Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ Par port D)  D9  D0  0 0 0 0 0 1 0 0 0 1 2 0 1 1 1 16	Note:  Number of words  1  Grouping:	c Call the su address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I Number of cycles 1	broutine: PR2 DR1 Disters D ar for M345 M4/E4. not to over evel of sub Flag CY  ut operation	Calls the subroutine at Ro A3 A2 A1 A0)2 spect and A in page p. 506M2, and p is 0 to 3 at the stack because the routine nesting is 8.  Skip condition
CLD (CLea Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ Par port D)  D9  D0  0 0 0 0 0 1 0 0 0 1 2 0 1 1 1 16	Note:  Number of words  1  Grouping:	c Call the su address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I Number of cycles 1	broutine: PR2 DR1 Disters D ar for M345 M4/E4. not to over evel of sub Flag CY  ut operation	Calls the subroutine of Ro A3 A2 A1 A0)2 spectod A in page p. 506M2, and p is 0 to 3 or the stack because the proutine nesting is 8.  Skip condition
CLD (CLea Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ Par port D)  D9  D0  0 0 0 0 0 1 0 0 0 1 2 0 1 1 1 16	Note:  Number of words  1  Grouping:	c Call the su address (E fied by reg p is 0 to 1: for M34506 Be careful maximum I Number of cycles 1	broutine: PR2 DR1 Disters D ar for M345 M4/E4. not to over evel of sub Flag CY  ut operation	Calls the subroutine R0 A3 A2 A1 A0)2 spec nd A in page p. 506M2, and p is 0 to 3 r the stack because the routine nesting is 8.  Skip condition

OMA (C-N	The result of Assumptions	`			
	Iplement of Accumulator)	Ni wala a a a f	Ni mala an at	FI 0)/	Older and distant
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
oouc	0 0 0 0 0 1 1 1 1 0 0 <sub>2</sub> 0 1 C <sub>16</sub>	1	1	-	
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation	
				_	mplement for register
			A's content	ts in regist	er A.
CMCK (Cld	ock select: ceraMic resonance ClocK)	•			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	Ceramic resonance circuit selected	Grouping:	Other oper		
		Description	: Selects the stops the c		resonance circuit and cillator.
CRCK (Clo	D9 D0 1 0 0 1 1 0 0 1 1 2 2 9 B 16	Number of words	Number of cycles	Flag CY	Skip condition
			,		
Operation:	RC oscillation circuit selected	Grouping:	Other oper		
		Description			ation circuit and stops
DEV (DE su			the on-chip	o oscillator.	
	rement register Y)	Ni wala a a a f	Ni. mala an af	Flar CV	Olda and dida.
Instruction code	D9 D0 0 0 0 1 0 1 1 1 0 1 7	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 1 0 1 1 1 1 2 0 1 7	1	1	_	(Y) = 15
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping: Description	As a resul tents of reg is skipped.	1 from the t of subtra gister Y is When the	contents of register Y. action, when the con- 15, the next instruction contents of register Y struction is executed.

<b>DI</b> (Disable	Interrupt)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 1 0 0 1 0 0 2	1	1	-	-
Operation:	(INTE) ← 0	Grouping: Description Note:	disables the Interrupt is	to interrupt ne interrupt s disabled	enable flag INTE, and
DWDT (Dis	sable WatchDog Timer)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	Stop of watchdog timer function enabled	Grouping:	Other oper	ration	
		Description		struction	timer function by the after executing the
EI (Enable	Interrupt)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(INTE) ← 1	Grouping: Description Note:	enables th Interrupt is	interrupt e interrupt s enabled l	enable flag INTE, and
<b>EPOF</b> (Ena	able POF instruction)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 1 1 <sub>2</sub> 0 5 <sub>B</sub>	1	1	_	-
Operation:	POF2 instruction valid	Grouping: Description		immedia	te after POF or POF2 xecuting the EPOF in-



IAV (Input	A councilator from part (/)	-			
	Accumulator from port K)	Ni sasis a sa a C	Ni washa sa a ɗ	FI 0\	Older and distant
Instruction code	D9 D0 1 1 0 1 1 1 1 2 2 6 F 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(A_0) \leftarrow (K)$	Grouping:	Input/Outp	ut operatio	n
-	$(A3-A1) \leftarrow 0$				ts of port K to the bit 0
			(A <sub>0</sub> ) of reg	ister A.	
		Note:			n is executed, "0" is
			stored to t register A.	the high-o	rder 3 bits (A3-A1) of
	t Accumulator from port P0)				
Instruction code	D9 D0 1 1 0 0 0 0 0 2 6 0 46	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 1 0 0 0 0 0 0 2 2 6 0 16	1	1	-	_
Operation:	(A) ← (P0)	Grouping:	Input/Outp	ut operatio	n
o por unom	(1) (10)				port P0 to register A.
IAP1 (Inpu	t Accumulator from port P1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 0 1 2 6 1	words	cycles		· 
	16	1	1	_	_
Operation:	(A) ← (P1)	Grouping:	Input/Outp	ut operatio	n
•					port P1 to register A.
IADO (Innovi	4 A construction from a cut DO)				
	t Accumulator from port P2)			EL 01/	011 1111
Instruction code	D9 D0 1 1 0 0 0 1 0 2 6 2 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(A1, A0) ← (P21, P20)	Grouping:	Input/Outp	ut operatio	n
	$(A3, A2) \leftarrow 0$	Description	: Transfers t	he input o	f port P2 to the low-or-
			der 2 bits (		
		Note:			n is executed, "0" is
			stored to t register A.	the high-o	rder 2 bits (A3, A2) of

INT (INCIE	ment regist	er Y)												
Instruction	D9 0 0	0 0	1	0 0	1	D <sub>0</sub>	0	1	3		Number of words	Number of cycles	Flag CY	Skip condition
		1010	1'1	0   0	<u> </u>	<u> </u>		'	3	16	1	1	-	(Y) = 0
Operation:	(Y) ← (Y) +	1									Grouping:	RAM addre	esses	
											Description	sult of ac register Y skipped. W	ddition, w ' is 0, the Then the c	s of register Y. As a re hen the contents o e next instruction is ontents of register Y is ction is executed.
LA n (Load	d n in Accur	nulator	)											
Instruction code	D9 0 0	1 1		n n	n	D <sub>0</sub>	0	7	n		Number of words	Number of cycles	Flag CY	Skip condition
					1	2				16	1	1	_	Continuous description
Operation:	$(A) \leftarrow n$										Grouping:	Arithmetic	•	
	n = 0 to 15									Description: Loads the value n in the register A.  When the LA instruction coded and executed, o struction is execute instructions coded of skipped.				tions are continuously I, only the first LA in uted and other L <i>I</i>
LXY x, y (l	_oad registe	er X and	d Y w	ith x	and	y)								
Instruction code	D9 D0 1 1 x3 x2 x1 x0 y3 y2 y1 y0 3 3 x y 16	Number of words	Number of cycles	Flag CY	Skip condition									
	[ , ] , ] %		1 10	, , , , , , , , , , , , , , , , , , ,	.   ,				,	16	1	1	_	Continuous description
Operation:	$(X) \leftarrow x x =$	0 to 15									Grouping:	RAM addre	esses	
	(Y) ← y y =	0 to 15									Description	register X, field to reg tions are c only the fi	and the vagister Y. Wontinuously rst LXY in LXY in LXY in LXY in LXY in LXY in the control of th	the immediate field to alue y in the immediate /hen the LXY instruc y coded and executed estruction is executed actions coded continu
LZ z (Load	register Z	with z)												
Instruction code	D9 0 0	1 0	0	1 0	z <sub>1</sub>	D <sub>0</sub>	0	4	8		Number of words	Number of cycles	Flag CY	Skip condition
		1.10		.   •	1				+Z	16	1	1	-	-
Operation:	(Z) ← z z =	0 to 3									Grouping: Description	RAM addre		the immediate field to

NOD (No. C	Desertion)				
NOP (No C	•	Ni wala a wat	Ni	FI 0)/	Older and differen
Instruction code	D9 D0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(PC) ← (PC) + 1	Grouping:	Other oper	ration	
•			: No operat	ion; Adds	1 to program counter
			value, and	others ren	nain unchanged.
OKA (Outp	out port K from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	(K) ← (A0)	Grouping:	Input/Outp	ut operation	on
		Description		e contents	of bit 0 (A <sub>0</sub> ) of register
OP0A (Out	tput port P0 from Accumulator)  D9  D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 0 0 0 0 0 1	words 1	cycles 1	_	_
Operation:	(P0) ← (A)	Grouping:	Input/Outp	ut operation	
·		Description	: Outputs th		s of register A to port
			P0.		
	tput port P1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 1 1 2 2 2 1 16	1	1	_	-
Operation:	(P1) ← (A)	Grouping:	Input/Outp	ut operation	n
					s of register A to port

OP2A (Out	put po	π ΡΖ	HOIH F	\ccu	IIuiai	.01)							1		
Instruction code	D9	0 0	0 1	0	0 (	) 1	0	_	2	2	2 46	Number of words	Number of cycles	Flag CY	Skip condition
	, ,		0 1		<u> </u>			<b>」</b> 2			16	1	1	_	_
Operation:	(P21,	 P20) ←	- (A1, A	0)								Grouping:	Input/Outp	ut operation	n
												Description		e contents register A	of the low-order 2 bi to port P2.
OR (logica	I OR be	etwee	en acc	umu	ator	and	mer	mor	v)						
Instruction code	D9		0 0	1		) (	Do		0	1	9 16	Number of words	Number of cycles	Flag CY	Skip condition
											916	1	1	_	_
Operation:	(A) ←	(A) OF	R (M(DF	"))								Grouping:	Arithmetic	operation	
														-	and the contents e result in register A.
POF2 (Pov		f2)										Number	Ni. mala a n a f	Flar CV	Chin condition
Instruction code	D9	0 0	0 0	0	1 (	0	Do	_	0	0	8 16	Number of words	Number of cycles	Flag CY	Skip condition
												1	1		_
Operation:	RAM	back-u	p									Grouping: Description	Other oper		RAM back-up state b
												Note:	executing ecuting the all function If the EPOF executing	the POF2 EPOF ins as are stop instruction this instruct	instruction after extruction. Operations
RAR (Rota	te Acc	umula	ator Ri	ght)											
Instruction	D9		0 0	1	1 /	1 0	Do	_	0	1	D 46	Number of words	Number of cycles	Flag CY	Skip condition
	0 0		0 0	<u>  '                                   </u>	'		<u> </u>	2	0		16	1	1	0/1	-
Operation:		CY→	A3A2A	Α0								Grouping: Description		bit of the co	ontents of register A i of carry flag CY to th



	- morroonono (mb=x = 1				
RB j (Rese	et Bit)				
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 1 1 1 1 2 0 4 + 116	1	1	_	-
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operation		
	j = 0  to  3	Description	: Clears (0)	the conten	ts of bit j (bit specified
			by the val	lue j in th	e immediate field) of
RC (Reset	Carry flag)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	0	_
Operation:	(CY) ← 0	Grouping:	Arithmetic	oneration	
Орегилоп.			: Clears (0) t	•	n CY
POP (Para					
RCP (Rese	,			T	
Instruction code	D9 D0 1 0 0 0 1 1 0 0 0 2 8 C 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	(C) ← 0	Grouping:	Input/Outp : Clears (0)		n
RD (Reset	port D specified by register Y)				
Instruction	D9 D0 0 0 0 1 0 1 0 0 0 1 4 40	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 1 0 0 2	1	1	-	-
Operation:	$(D(Y)) \leftarrow 0$	Grouping:	Input/Outp	ut operatio	n
	However, $(Y) = 0 \text{ to } 3$	Description: Clears (0) to a bit of port D specified by Note:  Set 0 to 3 to register Y because p four ports (Do–D3).  When values except above are set ter Y, this instruction is equivaler NOP instruction.			

RT (ReTuri	n from subroutine)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 0 1 0 0 1 0 2 0 4 4 4	words 1	cycles 2	_		
Operation:	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping:	Return ope			
		Description	called the		outine to the routine	
RTI (ReTur	rn from Interrupt)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	_	
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration		
	(SP) ← (SP) − 1	Description: Returns from interrupt service r main routine.  Returns each value of data pointer carry flag, skip status, NOP mode the continuous description of the L struction, register A and register states just before interrupt.				
RTS (ReTu	ırn from subroutine and Skip)	1				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
Code	0 0 0 1 0 0 1 0 0 1 0 1 2 0 4 5	1	2	_	Skip at uncondition	
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration		
	(SP) ← (SP) − 1	Description		subroutine	outine to the routine, and skips the next in- on.	
SB j (Set B	Sit)	•				
Instruction code	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Number of words	Number of cycles	Flag CY	Skip condition	
	[5   5   7   7   7   7   7   7   7   16	1	1	_	-	
Operation:	$(Mj(DP)) \leftarrow 0$ $j = 0 \text{ to } 3$	Grouping: Description		e contents	of bit j (bit specified by nediate field) of M(DP)	

SC (Set Ca	arry flag)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 0 1 1 1 1 2 0 0 7 16	words 1	cycles 1	1	_		
Operation:	(CY) ← 1	Grouping:	Arithmetic	operation			
Орогалон			: Sets (1) to		CY.		
SCP (Set F	Port C)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	_		
Operation:	(C) ← 1	Grouping:	Input/Outp	ut operatio	n		
•			: Sets (1) to				
SD (Set po	rt D specified by register Y)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 1 0 1 0 1 2 0 1 5	1	1	_	-		
Operation:	(D(Y)) ← 1	Grouping:	Input/Outp				
	(Y) = 0 to 3	Description: Sets (1) to a bit of port D specified by register  Note: Set 0 to 3 to register Y because port four ports (Do–D3).  When values except above are set to re ter Y, this instruction is equivalent to NOP instruction.					
SEA n (Ski	p Equal, Accumulator with immediate data n)						
Instruction	D9 D0 0 0 0 1 0 0 1 0 1 0 2 5 40	Number of words	Number of cycles	Flag CY	Skip condition		
		2	2	_	(A) = n		
		Grouping: Comparison operation  Description: Skips the next instruction when the contents of register A is equal to the value n in the immediate field.					
Operation:	(A) = n? n = 0 to 15						
			Executes t	he next ins gister A is n	truction when the con ot equal to the value		

SEAM (Ski	ip Equal, Accumulator with Memory)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 1 1 0 2 0 2 6	words 1	cycles 1	_	(A) = (M(DP))	
	(4) (44/55) 6					
Operation:	(A) = (M(DP))?	Grouping:	Compariso			
		Description	tents of reg M(DP). Executes t	gister A is e he next ins egister A	uction when the con equal to the contents of struction when the con is not equal to the	
SNZO (Skip	o if Non Zero condition of external 0 interrupt reques	t flag)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 0 1 1 1 1 0 0 0 0 2 0 3 8 16	1	1	-	V10 = 0: (EXF0) = 1	
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping:	Interrupt or	peration		
	After skipping, (EXF0) $\leftarrow$ 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1)	Description: When V10 = 0 : Skips the next instruct when external 0 interrupt request flag EX is "1." After skipping, clears (0) to the EX flag. When the EXF0 flag is "0," executions in the EXF0 flag is "0," ex				
		the next instruction.  When V10 = 1 : This instruction is equivalent to the NOP instruction.				
<b>SNZAD</b> (S	kip if Non Zero condition of A/D conversion completi	on flag)		_		
Instruction code	D9 D0 1 0 0 0 0 1 1 1 2 8 7	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	_	V22 = 0: (ADF) = 1	
Operation:	V22 = 0: (ADF) = 1 ? After skipping, (ADF) $\leftarrow$ 0 V22 = 1: SNZAD = NOP (V22 : bit 2 of the interrupt control register V2)	Grouping: A/D conversion operation  Description: When V22 = 0 : Skips the next instruction when A/D conversion completion flag AD is "1." After skipping, clears (0) to the AD flag. When the ADF flag is "0," executes the next instruction.  When V22 = 1 : This instruction is equivalent to the NOP instruction.				
SNZCP (SI	kip if Non Zero condition of Port C)					
Instruction code	D9 D0 1 0 0 1 0 0 1 2 8 9 16	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 1 0 0 0 1 0 0 1 2 2 0 9 16	1	1	_	(C) = 1	
Operation:	(C) = 1 ?	Grouping: Description	tents of po	next instr rt C is "1." he next ins	on uction when the construction when the con-	



	ip if Non Zero condition of external 0 Interrupt input	pin)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 1 0 1 0 2 0 3 A	words 1	cycles 1	_	I12 = 0 : (INT) = "L" I12 = 1 : (INT) = "H"
Onevetien	140 O. (INT) #1." 2	Grouping:	Interrupt o	neration	
Operation:	112 = 0 : (INT) = "L" ?		•		s the next instruction
	I12 = 1 : (INT) = "H" ? (I12 : bit 2 of the interrupt control register I1)		when the the next ir pin is "H." When I12 when the	level of IN nstruction = 1 : Skip level of IN	T pin is "L." Execute when the level of IN os the next instructions are the pin is "H." Execute when the level of IN
			pin is "L."		
SNZP (Ski	p if Non Zero condition of Power down flag)				
Instruction code	D9 D0 0 0 0 0 0 0 1 1 0 0 0 3 46	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 0 1 1 1 2	1	1	_	(P) = 1
Operation:	(P) = 1 ?	Grouping:	Other oper	ration	
		Description	"1".		ction when the P flag
			changed.	pping, the	P flag remains u
			J	the next i	nstruction when the
			flag is "0."	tile liext li	iistraction when the
			nag io o.		
SNZT1 (SI	kip if Non Zero condition of Timer 1 interrupt reques	t flag)			
SNZT1 (SI	kip if Non Zero condition of Timer 1 interrupt reques	Number of	Number of	Flag CY	Skip condition
	•	Number of words	Number of cycles	Flag CY	Skip condition V12 = 0: (T1F) = 1
Instruction code	D9	Number of words	cycles 1	_	
Instruction code	D9 D0 1 0 0 0 0 0 0 2 8 0	Number of words  1  Grouping:	cycles  1  Timer oper	- ration	V12 = 0: (T1F) = 1
Instruction code	D9 D0  1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16  V12 = 0: (T1F) = 1?	Number of words  1  Grouping:	cycles  1  Timer oper  When V12	ration = 0 : Skip	V12 = 0: $(T1F) = 1$ os the next instruction
Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping:	cycles  1  Timer open When V12 when time "1." After	ration = 0 : Skip r 1 interru	V12 = 0: (T1F) = 1  os the next instruction request flag T1F clears (0) to the T1
Instruction code	D9 D0  1 0 1 0 0 0 0 0 0 0 0 0 2 2 8 0  V12 = 0: (T1F) = 1? After skipping, (T1F) $\leftarrow$ 0 V12 = 1: SNZT1 = NOP	Number of words  1  Grouping:	Timer open  When V12 when time "1." After flag. When	ration = 0 : Skiper 1 interruskipping,	V12 = 0: (T1F) = 1  os the next instruction pt request flag T1F clears (0) to the T1
Instruction code	D9 D0  1 0 1 0 0 0 0 0 0 0 0 0 2 2 8 0  V12 = 0: (T1F) = 1? After skipping, (T1F) $\leftarrow$ 0 V12 = 1: SNZT1 = NOP	Number of words  1  Grouping:	Timer open  When V12 when time "1." After flag. Wher next instru	ration = 0 : Skiper 1 interruskipping, the T1F flotion.	V12 = 0: (T1F) = 1  os the next instruction request flag T1F clears (0) to the T1 lag is "0," executes the
Instruction code	D9 D0  1 0 1 0 0 0 0 0 0 0 0 0 2 2 8 0  V12 = 0: (T1F) = 1? After skipping, (T1F) $\leftarrow$ 0 V12 = 1: SNZT1 = NOP	Number of words  1  Grouping:	cycles  1  Timer oper  When V12  when time  "1." After  flag. Wher  next instru  When V12	ration  = 0 : Skip r 1 interru skipping, n the T1F fl ction. = 1 : This	V12 = 0: (T1F) = 1  os the next instruction of request flag T1F clears (0) to the T1 lag is "0," executes the sinstruction is equivalent.
Instruction code Operation:	D9 D0  1 0 1 0 0 0 0 0 0 0 0 0 2 2 8 0  V12 = 0: (T1F) = 1? After skipping, (T1F) $\leftarrow$ 0  V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)	Number of words  1  Grouping: Description	Timer open  When V12 when time "1." After flag. Wher next instru	ration  = 0 : Skip r 1 interru skipping, n the T1F fl ction. = 1 : This	V12 = 0: (T1F) = 1  os the next instruction of request flag T1F clears (0) to the T1 lag is "0," executes the sinstruction is equivalent.
Instruction code Operation:	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping: Description	cycles  1 Timer oper When V12 when time "1." After flag. Wher next instru When V12 lent to the	ration  = 0 : Skip r 1 interruskipping, the T1F fiction. = 1 : This	V12 = 0: (T1F) = 1  os the next instruction request flag T1F clears (0) to the T1 lag is "0," executes the sinstruction is equivalent.
Instruction code Operation: SNZT2 (SI Instruction	D9 D0  1 0 1 0 0 0 0 0 0 0 0 0 2 2 8 0  V12 = 0: (T1F) = 1? After skipping, (T1F) $\leftarrow$ 0  V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)  kip if Non Zero condition of Timer 2 interrupt reques  D9 D0	Number of words  1  Grouping: Description	cycles  1  Timer oper  When V12  when time  "1." After  flag. Wher  next instru  When V12	ration  = 0 : Skip r 1 interru skipping, n the T1F fl ction. = 1 : This	V12 = 0: (T1F) = 1  os the next instruction request flag T1F clears (0) to the T1 lag is "0," executes the sinstruction is equiv
Instruction code Operation:	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping: Description  t flag)  Number of words	cycles  1 Timer oper 1: When V12 when time "1." After flag. Wher next instru When V12 lent to the	ration  = 0 : Skip r 1 interruskipping, the T1F fiction. = 1 : This	V12 = 0: (T1F) = 1  os the next instruction request flag T1F clears (0) to the T1 lag is "0," executes the instruction is equivaction.
Instruction code Operation: SNZT2 (SI Instruction code	D9	Number of words  1  Grouping: Description  t flag)  Number of words	rimer open Timer open When V12 when time "1." After flag. Wher next instru When V12 lent to the  Number of cycles	ration  = 0 : Skip r 1 interruskipping, the T1F flection. = 1 : This NOP instru	V12 = 0: (T1F) = 1  os the next instruction request flag T1F clears (0) to the T1 lag is "0," executes the instruction is equivaction.
Operation:  SNZT2 (SI Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping: Description  t flag)  Number of words  1	cycles  1 Timer open 1: When V12 when time "1." After flag. Wher next instru When V12 lent to the  Number of cycles 1 Timer open	ration  = 0 : Skip r 1 interruskipping, the T1F flection. = 1 : This NOP instru	V12 = 0: (T1F) = 1  os the next instruction request flag T1F clears (0) to the T1 lag is "0," executes the instruction is equivaction.  Skip condition  V13 = 0: (T2F) = 1
Operation:  SNZT2 (SI Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping: Description  t flag) Number of words  1  Grouping:	cycles  1 Timer open 1: When V12 when time "1." After flag. When next instru When V12 lent to the  Number of cycles 1 Timer open 1: When V13 when time	ration  = 0 : Skip r 1 interru skipping, the T1F fl ction. = 1 : This NOP instru  Flag CY  - ration = 0 : Skip r 2 interru	V12 = 0: (T1F) = 1  os the next instruction request flag T1F clears (0) to the T1 lag is "0," executes the instruction is equivaction.  Skip condition  V13 = 0: (T2F) = 1  os the next instruction request flag T2F
Operation:  SNZT2 (SI Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping: Description  t flag) Number of words  1  Grouping:	cycles  1 Timer open 1: When V12 when time "1." After flag. When next instru When V12 lent to the  Number of cycles  1 Timer open 1: When V13 when time "1." After	ration  = 0 : Skip r 1 interru skipping, the T1F fl ction. = 1 : This NOP instru  Flag CY  - ration = 0 : Skip r 2 interru skipping,	V12 = 0: (T1F) = 1  os the next instruction per request flag T1F clears (0) to the T2 lag is "0," executes the instruction is equivalent on the instruction.  Skip condition  V13 = 0: (T2F) = 1  os the next instruction per request flag T2F clears (0) to the T2
Instruction code Operation: SNZT2 (SI Instruction	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping: Description  t flag) Number of words  1  Grouping:	cycles  1  Timer open  When V12 when time "1." After flag. Wher next instru When V12 lent to the  Number of cycles  1  Timer open  Timer open  When V13 when time "1." After flag. Wher	ration  = 0 : Skip r 1 interru skipping, the T1F fl ction. = 1 : This NOP instru  Flag CY  - ration = 0 : Skip r 2 interru skipping, the T2F fl	V12 = 0: (T1F) = 1  os the next instruction per request flag T1F clears (0) to the T2 lag is "0," executes the instruction is equivalent on the instruction.  Skip condition  V13 = 0: (T2F) = 1  os the next instruction per request flag T2F clears (0) to the T2
Operation:  SNZT2 (SI Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping: Description  t flag) Number of words  1  Grouping:	cycles  1  Timer open  When V12 when time "1." After flag. Wher next instru When V12 lent to the  Number of cycles  1  Timer open  Timer open  When V13 when time "1." After flag. Wher next instru	ration  = 0 : Skip r 1 interruskipping, the T1F flotion. = 1 : This NOP instru  Flag CY  - ration = 0 : Skip r 2 interruskipping, the T2F flotion.	v12 = 0: (T1F) = 1  os the next instruction of request flag T1F clears (0) to the T1 lag is "0," executes the instruction is equivaction.  Skip condition  V13 = 0: (T2F) = 1  os the next instruction of request flag T2F clears (0) to the T2 lag is "0," executes the state of the text instruction of the T2 lag is "0," executes the state of the text instruction of the T2 lag is "0," executes the state of the text instruction of the T2 lag is "0," executes the state of the text instruction of the text instruct
Operation:  SNZT2 (SI Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	Number of words  1  Grouping: Description  t flag) Number of words  1  Grouping:	cycles  1  Timer open  When V12 when time "1." After flag. Wher next instru When V12 lent to the  Number of cycles  1  Timer open  Timer open  When V13 when time "1." After flag. Wher next instru	ration  = 0 : Skip r 1 interruskipping, the T1F fiction. = 1 : This NOP instru  Flag CY  - ration = 0 : Skip r 2 interruskipping, the T2F fiction. = 1 : This	v12 = 0: (T1F) = 1  os the next instruction of request flag T1F clears (0) to the T1 lag is "0," executes the instruction is equivaction.  Skip condition  V13 = 0: (T2F) = 1  os the next instruction of request flag T2F clears (0) to the T2 lag is "0," executes the instruction is equivalent flag is "0," executes the instruction i



SZB j (Skip	o if Zero, Bit)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 0 j j <sub>2</sub> 0 2 j <sub>16</sub>	words 1	cycles 1	_	(Mj(DP)) = 0
Operation:	(Mj(DP)) = 0 ?	Crauning	Bit operation		j = 0 to 3
орегаціон.	j = 0  to  3	Grouping:			uction when the con-
		Description	tents of bi	t j (bit spe iate field) o he next ins	cified by the value j in of M(DP) is "0." struction when the con-
070 (01:	" 7 O (I )				
	if Zero, Carry flag)	I		- O) (	
Instruction code	D9 D0 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	(CY) = 0
Operation:	(CY) = 0 ?	Grouping:	Arithmetic	operation	
		Description	tents of ca After skip changed.	rry flag CY ping, the he next ins	CY flag remains un-
SZD (Skip	if Zero, port D specified by register Y)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 1 0 1 1 2 0 2 B <sub>16</sub>	2	2	_	(D(Y)) = 0 (Y) = 0 to 3
		Grouping:	Input/Outp	ut operatio	in
Operation:	(D(Y)) = 0? (Y) = 0  to  3	Description Note:	D specified next instru Set 0 to 3 four ports When value	next instru d by registe ction when to registe (D0-D3). es except instructio	ction when a bit of por er Y is "0." Executes the the bit is "1." er Y because port D is above are set to regis n is equivalent to the
T1AB (Trai	nsfer data to timer 1 and register R1 from Accumula	tor and reg	ister B)		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 1 0 0 0 0 0 2 2 3 0 16	1	1	-	-
Operation:	$(T17-T14) \leftarrow (B)$ $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$	Grouping: Description	high-order load regist	the conter 4 bits of t er R1. Tra to the low-	nts of register B to the imer 1 and timer 1 re- insfers the contents of order 4 bits of timer 1 gister R1.

T2AB (Tra	nsfer data to timer 2 and register R2 from Accumula	tor and reg	ister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 1 2 2 3 1 16	words	cycles		
		1	1	_	_
Operation:	(T27–T24) ← (B)	Grouping:	Timer oper	ation	
	(R27–R24) ← (B)	Description	: Transfers	the conter	its of register B to the
	$(T23-T20) \leftarrow (A)$		high-order	4 bits of t	imer 2 and timer 2 re-
	$(R23-R20) \leftarrow (A)$		load regist	er R2. Tra	nsfers the contents of
			register A	to the low-	order 4 bits of timer 2
			and timer 2	2 reload re	gister R2.
TAR (Trans	sfer data to Accumulator from register B)				
Instruction	<del>-</del>	Number of	Number of	Flag CV	Skip condition
code	D9 D0	words	cycles	Flag CY	Skip condition
		1	1	_	
Operation:	$(A) \leftarrow (B)$	Grouping:	Other oper		
		Description		he conten	ts of register B to reg-
			ister A.		
	nsfer data to Accumulator and register B from timer				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 0 2 2 7 0 16	words	cycles		
		1	1	_	_
Operation:	(B) ← (T17–T14)	Grouping:	Timer oper	ation	
	$(A) \leftarrow (T13-T10)$		: Transfers t	he high-or	der 4 bits (T17-T14) of
			timer 1 to r	egister B.	
			Transfers	the low-ord	der 4 bits (T13-T10) of
			timer 1 to 1	egister A.	
TAB2 (Trai	nsfer data to Accumulator and register B from timer	2)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 1 2 7 1 16	words	cycles		
		1	1	_	_
Operation:	(B) ← (T27–T24)	Grouping:	Timer oper	ation	
	$(A) \leftarrow (T23-T20)$	Description			der 4 bits (T27-T24) of
		_	timer 2 to 1	_	,
				•	der 4 bits (T23-T20) of
			timer 2 to 1		, ,
		1			

	ansfer data to Accumulator and register B from regi	ster AD)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 1 1 2 2 7 9 16	words 1	cycles 1	_	_
		0	A /D		4:
Operation:	In A/D conversion mode (Q13 = 0),	Grouping: Description	A/D conve	•	mode (Q13 = 0), trans
	$(B) \leftarrow (AD - AD e)$	Description			its (AD9–AD6) of registe
	$(A) \leftarrow (AD5-AD2)$		_		the middle-order 4 bit
	In comparator mode (Q13 = 1), $(R) = (AR - AR)$		_		AD to register A. In the
	$(B) \leftarrow (AD7-AD4)$		, ,	-	3 = 1), transfers the high
	$(A) \leftarrow (AD3-AD0)$				of comparator registe
	(Q13 : bit 3 of A/D control register Q1)				low-order 4 bits (AD3-
			AD <sub>0</sub> ) of con	nparator re	gister to register A.
TABE (Trai	nsfer data to Accumulator and register B from regist	er E)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 0 2 0 2 A	words	cycles		
	0 0 0 0 1 0 1 0 1 0 2 0 2 1 16	1	1	_	_
Operation:	$(B) \leftarrow (E7 – E4)$	Grouping:	Register to	register ti	ransfer
	$(A) \leftarrow (E3-E0)$	Description		_	order 4 bits (E7-E4) of
			register E	to register	B, and low-order 4 bits
			of register	E to regist	er A.
TABP p (Ti	ransfer data to Accumulator and register B from Pro	⊥ gram mem	ory in page	p)	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 p4 p3 p2 p1 p0 2 0 8 p	words	cycles		
	0   0   1   0   0   p4   p3   p2   p1   p0   0   +n   p   10				
	0 0 1 0 0 p4 p3 p2 p1 p0 2 0 +p p 16	1	3	_	_
				- operation	_
Operation:	(SP) ← (SP) + 1	1 Grouping: Description	Arithmetic		– o register B and bits 3 t
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	Grouping:	Arithmetic Transfers b 0 to registe	oits 7 to 4 to er A. These	bits 7 to 0 are the ROM
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$	Grouping:	Arithmetic : Transfers b 0 to registe pattern in	oits 7 to 4 to er A. These address ([	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Grouping: Description	Arithmetic  Transfers to to registed pattern in A0)2 specification.	oits 7 to 4 to er A. These address (I died by regis	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p.
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$	Grouping:	Arithmetic Transfers to 0 to registe pattern in A0)2 specif p is 0 to 15	oits 7 to 4 to er A. These address (I ded by regis of for M345	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p.
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$	Grouping: Description	Arithmetic Transfers to 0 to registe pattern in A0)2 specific p is 0 to 15 for M34500	oits 7 to 4 to er A. These address (I ded by regis of for M345 6M4/E4.	o register B and bits 3 to bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$	Grouping: Description	Arithmetic Transfers b 0 to registe pattern in A0)2 specif p is 0 to 19 for M34500 When this not to ove	oits 7 to 4 to er A. These address (I ed by regis 5 for M345 6M4/E4. instruction er the stace	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3 is executed, be carefuck because 1 stage of
	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Description	Arithmetic Transfers b 0 to registe pattern in A0)2 specif p is 0 to 19 for M34500 When this	oits 7 to 4 to er A. These address (I ed by regis 5 for M345 6M4/E4. instruction er the stace	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3 is executed, be carefuck because 1 stage of
	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$	Grouping: Description	Arithmetic Transfers b 0 to registe pattern in A0)2 specif p is 0 to 19 for M34500 When this not to ove	oits 7 to 4 to er A. These address (I ed by regis 5 for M345 6M4/E4. instruction er the stace	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3 is executed, be carefuck because 1 stage of
	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Description Note:	Arithmetic Transfers to 0 to registed pattern in A0)2 specific p is 0 to 19 for M34500 When this not to ove stack regis	oits 7 to 4 to er A. These address (I ed by regis 5 for M345 6M4/E4. instruction er the stace	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3 is executed, be carefuck because 1 stage of
TAD (Trans	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ Sfer data to Accumulator from register D)	Grouping: Description Note:	Arithmetic Transfers to to registe pattern in A0)2 specific p is 0 to 19 for M34500 When this not to ove stack regis	oits 7 to 4 to er A. These address (I ded by regis of for M345 om4/E4. instruction er the stac ter is used	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3 is executed, be carefuck because 1 stage of
TAD (Trans	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$ $(B) \leftarrow (ROM(PC))_{7-4}$ $(A) \leftarrow (ROM(PC))_{3-0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ Sefer data to Accumulator from register D) $D_0$	Grouping: Description Note:	Arithmetic Transfers to 0 to registed pattern in A0)2 specific p is 0 to 19 for M34500 When this not to ove stack regis	oits 7 to 4 to er A. These address (I ded by regis of for M345 om4/E4. instruction er the stac ter is used	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3 is executed, be carefuck because 1 stage of
TAD (Trans Instruction code	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ Sfer data to Accumulator from register D)	Grouping: Description  Note:  Number of words	Arithmetic Transfers b 0 to registe pattern in A0)2 specif p is 0 to 19 for M34500 When this not to ove stack regis  Number of cycles	oits 7 to 4 to a r A. These address (I ded by regis 5 for M345 6M4/E4. instruction for the stacter is used	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3 a is executed, be careful k because 1 stage of
TAD (Trans Instruction code	$\begin{array}{c} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p \\ (\text{PCL}) \leftarrow (\text{DR}_2 \text{-} \text{DR}_0, \text{A}_3 \text{-} \text{A}_0) \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))_{7-4} \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))_{3-0} \\ (\text{PC}) \leftarrow (\text{SK}(\text{SP})) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \\ \\ \hline \text{Sfer data to Accumulator from register D} \\ \hline D_9 & D_0 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ \hline \end{array}$	Grouping: Description  Note:  Number of words  1  Grouping:	Arithmetic Transfers to 0 to registe pattern in A0)2 specific p is 0 to 15 for M34500 When this not to ove stack regis  Number of cycles  1  Register to	oits 7 to 4 to a r A. These address (I ded by register the stacker is used)  Flag CY  register to	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 506M2, and p is 0 to 3 a is executed, be careful k because 1 stage of
TAD (Trans Instruction code	$\begin{array}{c} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p \\ (\text{PCL}) \leftarrow (\text{DR}_2 \text{-} \text{DR}_0, \text{A}_3 \text{-} \text{A}_0) \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))_{7-4} \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))_{3-0} \\ (\text{PC}) \leftarrow (\text{SK}(\text{SP})) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \\ \\ \hline \text{Sfer data to Accumulator from register D} \\ \hline D_9 & D_0 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ \hline (\text{A}_2 \text{-} \text{A}_0) \leftarrow (\text{DR}_2 \text{-} \text{DR}_0) \\ \hline \end{array}$	Grouping: Description  Note:  Number of words  1  Grouping:	Arithmetic  Transfers to 0 to register pattern in A0)2 specific p is 0 to 15 for M34500 When this not to overstack regis  Number of cycles  1  Register to 1: Transfers	ists 7 to 4 to a far A. These address (I sed by register the stacker is used)  Flag CY  register to the content th	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 606M2, and p is 0 to 3 a is executed, be careful ck because 1 stage of d.  Skip condition
Instruction	$\begin{array}{c} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p \\ (\text{PCL}) \leftarrow (\text{DR}_2 \text{-} \text{DR}_0, \text{A}_3 \text{-} \text{A}_0) \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))_{7-4} \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))_{3-0} \\ (\text{PC}) \leftarrow (\text{SK}(\text{SP})) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \\ \\ \hline \text{Sfer data to Accumulator from register D} \\ \hline D_9 & D_0 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ \hline (\text{A}_2 \text{-} \text{A}_0) \leftarrow (\text{DR}_2 \text{-} \text{DR}_0) \\ \hline \end{array}$	Grouping: Description  Note:  Number of words  1  Grouping:	Arithmetic  Arithmetic  Transfers to 0 to registe pattern in A0)2 specif p is 0 to 1! for M34500 When this not to ove stack regis  Number of cycles  1  Register to 1: Transfers low-order is When this	ists 7 to 4 to a far A. These address (I fed by regists for M345 f	bits 7 to 0 are the ROM DR2 DR1 DR0 A3 A2 A sters A and D in page p. 606M2, and p is 0 to 3 a is executed, be careful ck because 1 stage of d.  Skip condition  - ransfer nts of register D to the
TAD (Trans Instruction code	$\begin{array}{c} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p \\ (\text{PCL}) \leftarrow (\text{DR}_2 \text{-} \text{DR}_0, \text{A}_3 \text{-} \text{A}_0) \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))_{7-4} \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))_{3-0} \\ (\text{PC}) \leftarrow (\text{SK}(\text{SP})) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \\ \\ \hline \text{Sfer data to Accumulator from register D} \\ \hline D_9 & D_0 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ \hline (\text{A}_2 \text{-} \text{A}_0) \leftarrow (\text{DR}_2 \text{-} \text{DR}_0) \\ \hline \end{array}$	Note:  Number of words  1  Grouping: Description	Arithmetic  Arithmetic  Transfers to 0 to registe pattern in A0)2 specif p is 0 to 1! for M34500 When this not to ove stack regis  Number of cycles  1  Register to 1: Transfers low-order is When this	ists 7 to 4 to a far A. These address (I fed by regists for M345 f	bits 7 to 0 are the RO DR2 DR1 DR0 A3 A2 A sters A and D in page p 506M2, and p is 0 to 3 his executed, be caref ck because 1 stage of h.  Skip condition  - ransfer hts of register D to the A0) of register A. on is executed, "0" is

TADAB (T		data to	o regi	ister	· AD	fror	m A		ımı	ulat	or f	rom	re		<u> </u>		
Instruction code	D9	0 0	0 1	1	1	0	0	D <sub>0</sub>	[	2	3	9 1		Number of words	Number of cycles	Flag CY	Skip condition
	1, 10	1,1,		<u> </u>		<u> </u>		•	2	_		1	6	1	1	-	-
Operation:	(AD7–A													Grouping: Description	struction is In the com fers the of high-order register, a the low-ord tor register	conversion equivalent parator montents 4 bits (AD and the colder 4 bit	ation mode (Q13 = 0), this in to the NOP instruction ode (Q13 = 1), trans of register B to th 17-AD4) of comparate thents of register A to AD3-AD0) of comparate control register Q1)
TAI1 (Tran	sfer data	a to A	ccum	ulat	or fro	om	reç	giste	er I	1)							
Instruction code	D9	0 1	1 0	1	0	0	1	D <sub>0</sub>	[	2	5	3 1		Number of words	Number of cycles	Flag CY	Skip condition
									12 [			1	6	1	1	_	_
Operation:	(A) ← (l	1)												Grouping:	Interrupt of	peration	
														Description	: Transfers register I1		its of interrupt contro
TAKO (Trai		ta to A	Accur	nula	tor f	ron	n re	_	ter	K0	)				No selection of	FI 0\/	01:
Instruction	D9	Tall				.	_	D <sub>0</sub>	l [	_	_			Number of words	Number of cycles	Flag CY	Skip condition
code	1 0	0 1	I 0	1	0	1	1	0	2 [	2	5	61	6	1	1	_	_
Operation:	(A) ← (I	K0)												Grouping:	Input/Outp	ut operatio	n
														Description	: Transfers control reg		nts of key-on wakeu register A.
TAK1 (Trai	nsfer da	ta to F	Accur	nula	tor f	rom	n re	gist	ter	K1	)						
Instruction	D9		1 0	1	1	o T	0	D0	[	2	5	q		Number of words	Number of cycles	Flag CY	Skip condition
	1, 10	1 , 1 ,		<u> </u>	'			•	12 l	_		1	6	1	1	_	-
Operation:	(A) ← (I	<b>&lt;</b> 1)												Grouping: Description	Input/Outp : Transfers control reg	the conte	nts of key-on wakeu
code	1 0	0 1 K1)	0	1	1	0	0	1	2	2	5	9 1	6	words 1 Grouping:	cycles  1  Input/Outp Transfers	ut operatio	n nts of key-c



TAV2 /Tro	nofer data to Accumulator from register (2)				
IAKZ (1rai	nsfer data to Accumulator from register K2)	Number of	Number of	Flag CY	Skip condition
code	D9 D0	words	cycles	riag CT	Skip condition
code	1 0 0 1 0 1 1 0 1 1 0 1 0 <sub>2</sub> 2 5 A <sub>16</sub>	1	1	-	-
Operation:	(A) ← (K2)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conter	nts of key-on wakeup
			control reg	ister K2 to	register A.
TALA (Tra	nsfer data to Accumulator from register LA)				
Instruction	D9 D0 1 0 0 1 0 0 1 2 4 9 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(A3, A2) ← (AD1, AD0)	Grouping:	A/D conve	rsion opera	ation
	$(A_1, A_0) \leftarrow 0$	Description		o to the high	ler 2 bits (AD1, AD0) of gh-order 2 bits (A3, A2)
		Note:	-		n is executed, "0" is
					der 2 bits (A1, A0) of
			register A.		
					_
	nsfer data to Accumulator from Memory)				
Instruction code	D9 D0 1 1 0 0 j j j j 2 C j 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	-
Operation:	$(A) \leftarrow (M(DP))$	Grouping:	RAM to re	gister trans	sfer
	$(X) \leftarrow (X) EXOR(j)$	Description		-	contents of M(DP) to
	j = 0 to 15		-		sive OR operation is egister X and the value
					eld, and stores the re-
			sult in regi		.,
TAMR (Tra	ansfer data to Accumulator from register MR)				
Instruction	D9 Do	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 0 1 0 2 2 5 2	words	cycles		
-		1	1	_	_
Operation:	$(A) \leftarrow (MR)$	Grouping:	Other oper		
		Description			ts of clock control reg-
			ister MR to	register A	

	nsfer data to Accumulator from register Q1)	Contine			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	l lag c l	
	16	1	1	-	-
Operation:	(A) ← (Q1)	Grouping:	A/D conve	rsion opera	ation
		Description	: Transfers	the conten	ts of A/D control regis-
			ter Q1 to re	egister A.	
TASP (Trai	nsfer data to Accumulator from Stack Pointer)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 0 0 0 0 1 0 46	words	cycles		·
	16	1	1	_	-
Operation:	$(A2-A0) \leftarrow (SP2-SP0)$	Grouping:	Register to	register tr	ansfer
	(A3) ← 0	Description			s of stack pointer (SP)
					s (A2–A0) of register A.
		Note:			n is executed, "0" is s) of register A.
TAV1 (Tran	nsfer data to Accumulator from register V1)				
Instruction code	D9 D0 0 0 1 0 1 0 1 0 0 0 5 4 40	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(A) ← (V1)	Grouping:	Interrupt of	peration	
		Description			its of interrupt control
			register V1	to registe	r A.
	nsfer data to Accumulator from register V2)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 1 0 1 2	1	1	_	-
Operation:	(A) ← (V2)	Grouping:	Interrupt or	peration	
·			: Transfers register V2		ts of interrupt control r A.



WACHINE	E INSTRUCTIONS (INDEX BY ALPHABET)	Contini	ueu)		
TAW1 (Tra	nsfer data to Accumulator from register W1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 1 0 1 1 <sub>2</sub> 2 4 B <sub>16</sub>	words	cycles		
		1	1	-	_
Operation:	(A) ← (W1)	Grouping:	Timer oper	tation	
o por a lioni	(')' (''')				ts of timer control reg-
		2000piioii	ister W1 to		
			.0.0		•
TAW2 (Tro	nefor data to Accumulator from register W2)				
Instruction	nsfer data to Accumulator from register W2)  D0  D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	riag CT	Skip condition
coue	1 0 0 1 0 0 1 1 0 0 1 1 0 0 <sub>2</sub> 2 4 C <sub>16</sub>	1	1		
		'	'		
Operation:	(A) ← (W2)	Grouping:	Timer oper	ration	
					ts of timer control reg-
			ister W2 to	register A	
TAW6 (Tra	nsfer data to Accumulator from register W6)				_
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 0 0 0 2 5 0	words	cycles		
	16	1	1	-	_
	(A) ((A(Q)		<u> </u>	<u>.</u>	
Operation:	$(A) \leftarrow (W6)$	Grouping:	Timer oper		to of times control sea
		Description	ister W6 to		ts of timer control reg-
			ister word	riegistei A	•
TAY (Trans	sfer data to Accumulator from register X)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	l lag C1	Skip condition
code	0 0 0 1 0 1 0 1 0 0 1 0 2	1	1	_	
		,	'		
Operation:	$(A) \leftarrow (X)$	Grouping:	Register to		
		Description	: Transfers	the conten	ts of register X to reg-
			ister A.		

TAY (Trans											Contine			
Instruction	D9	. 10 A	CCum	uiaiu	11101	пе	JISTEI Do	1)			Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 0	1	1 1	1	1	0	1	F 46	words	cycles	l lag 0 l	Chip condition
	0 0	101	0   0	'	'   '			2	'	16	1	1	_	-
Operation:	(A) ← (`	Y)									Grouping:	Register to	register tr	ansfer
•	( ) (	,									Description			s of register Y to regis-
												ter A.		
TAZ (Trans	sfer data	to A	ccum	ulato	or fror	n re	giste	r Z)						
Instruction	D9 0	0	1 0	1	0 0		D <sub>0</sub>	, 0	5	3 16	Number of words	Number of cycles	Flag CY	Skip condition
			1   0					2 🗀	1 0 1	16	1	1	_	_
Operation:	(A1, A0)		1, <b>Z</b> 0)								Grouping:	Register to		
	(A3, A2)	← 0									Description Note:	low-order a After this	2 bits (A1, a instruction the high-o	nts of register Z to the Ao) of register A.  n is executed, "0" is rder 2 bits (A3, A2) of
TBA (Trans	sfer data	a to r	egiste	r B f	rom A	∖ccu	ımula	tor)						
Instruction code	D9 0	0	0 0	0	1 1	1	D <sub>0</sub>	0	0	E	Number of words	Number of cycles	Flag CY	Skip condition
								2		16	1	1	-	_
Operation:	$(B) \leftarrow (A)$	A)									Grouping:	Register to		
											Description	ter B.	the content	s of register A to regis-
TDA (Trans		a to r	egiste	r D f	rom /	Accu		ator)			I		EI 0)/	
Instruction code	D9	ТаТ	0 4		4   6		D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0	0 1	0	1 0	0	1	2 0	2	9 16	1	1	_	-
Operation:	(DR2-D	 (R0) ←	– (A2–A	(0)							Grouping:	Register to	register ti	ansfer
		·										: Transfers	the conte	nts of the low-order 3 er A to register D.

WACHINI	E INSTRUCTIONS (INDEX BY ALPHABET)	(continu	uea)		
	nsfer data to register E from Accumulator and regist		1		
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(E7–E4) ← (B)	Grouping:	Register to		
	(E3–E0) ← (A)	Description	high-order	4 bits (E3- its of regist	ts of register B to the -Eo) of register E, and er A to the low-order 4 er E.
TI1A (Tran	sfer data to register I1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 1 1 1 2 2 1 7 16	1	1	-	-
Operation:	$(I1) \leftarrow (A)$	Grouping:	Interrupt o	peration	
-		Description		the content	s of register A to inter-
TK0A (Trainstruction code	nsfer data to register K0 from Accumulator)  D9  D0  1 0 0 0 0 1 1 0 1 1 2 2 1 B 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(K0) ← (A)	Grouping:	Input/Outp	ut operatio	n
		Description	i: Transfers on wakeup		ts of register A to key- gister K0.
TK1A (Tra	nsfer data to register K1 from Accumulator)				
Instruction code	D9 D0 1 0 1 0 0 0 2 1 4 4	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(K1) ← (A)	Grouping: Description	Input/Outp : Transfers on wakeup	the conten	ts of register A to key-

TK2A (Tra	nsfer data to register K2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 0 1 2 2 1 5	words 1	cycles 1	_	_
Operation:	$(K2) \leftarrow (A)$	Grouping:	Input/Outp		on ts of register A to key-
		2000   p.1101	on wakeur		
TMA i (Tra	nsfer data to Memory from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
couc	1 0 1 0 1 1 j j j j <sub>2</sub> 2 B j <sub>16</sub>	1	1	-	-
Operation:	$(M(DP)) \leftarrow (A)$	Grouping:	RAM to re	gister trans	sfer
	$(X) \leftarrow (X)EXOR(j)$	Description	: After trans	ferring the	contents of register A
	j = 0 to 15		formed be	tween reg ediate field	ve OR operation is per- ister X and the value j d, and stores the result
TMRA (Tra	ansfer data to register MR from Accumulator)				
Instruction code	D9 D0 1 0 0 1 1 0 1 1 0 2 2 1 6 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper	ation	
		Description	: Transfers (		ts of register A to clock
TPU0A (Tr	ansfer data to register PU0 from Accumulator)				
Instruction code	D9 D0 1 0 1 1 0 1 2 2 D 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(PU0) ← (A)	Grouping:	Input/Outp		
		Description	: Transfers up control		ts of register A to pull- J0.

TPU1A (Tr	ansfer data to register PU1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 1 0 <sub>2</sub> 2 2 E <sub>16</sub>	words	cycles		
		1	1	_	_
Operation:	(PU1) ← (A)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conten	ts of register A to pull
			up control	register Pt	J1.
TPU2A (Tr	ansfer data to register PU2 from Accumulator)				
Instruction	D9 Do	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 1 1 <sub>2</sub> 2 2 F <sub>16</sub>	words	cycles		
		1	1	_	-
Operation:	$(PU2) \leftarrow (A)$	Grouping:	Input/Outp	ut operation	n
		Description	: Transfers	the conten	ts of register A to pull
<b>TO1A</b> (Tra	nsfer data to register Q1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 1 0 0 2 0 4	words	cycles	l lag C1	Skip condition
	16	1	1	-	-
Operation:	(Q1) ← (A)	Grouping:	A/D conver	rsion opera	ition
		Description	: Transfers to control reg		ts of register A to A/D
TR1AB (Tr	ansfer data to register R1 from Accumulator and reg	ister B)			
Instruction code	D9 D0 1 1 1 1 1 1 1 2 3 F 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(R17–R14) ← (B)	Grouping:	Timer oper	ation	
	(R13–R10) ← (A)	Description	high-order ter R1, and	4 bits (R17 d the conte	ts of register B to the r-R14) of reload regis nts of register A to the -R10) of reload regis

T\/4 A /Tro	onto a data to an aliato a V/4 from A polymorphoto a				
	nsfer data to register V1 from Accumulator)	Niverban of	Number of	Flar CV	Oldin ann diting
Instruction code	D9 D0	Number of words	cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 1 1 1 2 0 3 1 16	1	1	_	_
Operation:	$(V1) \leftarrow (A)$	Grouping:	Interrupt o	peration	
•		Description	: Transfers t	the content	s of register A to inter-
			rupt contro	l register √	<b>11.</b>
TV2A (Tra	nsfer data to register V2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	$(V2) \leftarrow (A)$	Grouping:	Interrupt o	peration	
		Description	: Transfers	the content	s of register A to inter-
	Insfer data to register W1 from Accumulator)	T		=   0\/	
Instruction code	D9 D0 1 0 0 0 0 1 1 1 0 0 2 0 E	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(W1) \leftarrow (A)$	Grouping:	Timer oper	ration	
		Description	: Transfers t control reg		s of register A to timer
TW2A (Tra	nsfer data to register W2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 1 1 <sub>2</sub> 2 0 F <sub>16</sub>	1	1	_	-
Operation:	(W2) ← (A)	Grouping:	Timer oper	ration	
		Description	: Transfers to control reg		s of register A to timer

TW6A (Tra	insfer data to register W6 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 0 1 1 2 2 1 3	words 1	cycles 1	_	_
Operation:	$(W6) \leftarrow (A)$	Grouping:	Timer oper		
		Description	control reg		ts of register A to time
TYA (Trans	sfer data to register Y from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 1 1 0 0 2	1	1	_	-
Operation:	$(Y) \leftarrow (A)$	Grouping: Description	Register to Transfers t ter Y.	_	ansfer s of register A to regis
WRST (Wa	atchdog timer ReSeT)  D9  D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 0 0 0 0 0 0 <sub>2</sub> 2 A 0 <sub>16</sub>	1	1	_	(WDF1) = 1
Operation:	(WDF1) = 1 ?	Grouping:	Other oper	ation	
	After skipping, (WDF1) $\leftarrow$ 0	Description	: Skips the	next instru	uction when watchdo
			-		." After skipping, clear
			, ,	_	. When the WDF1 flag
					next instruction. Also
				e WRST ir	imer function when exnstruction immediatelyuction.
	change Accumulator and Memory data)				
XAM j (eX	mange Accumulator and Memory data)			FI 0\/	61.: 1:4:
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
			Number of cycles	Flag CY	Skip condition
Instruction code	D9 D0 1 1 0 1 i i i 2 D i	words	cycles	-	-
Instruction code	D9	words 1	cycles 1 RAM to re	- gister trans	-
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles  1  RAM to regard After exchange with the co	gister trans	e contents of M(DP
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	RAM to red  : After exch with the co	gister trans nanging the entents of r	e contents of M(DP

XAMD j (e)	Xchange Accumula	itor and M	emory o	lata	and	Dec	rer	nent registe	er Y and sk	(ip)	
Instruction	D9 1 1 1	1 i i	D <sub>0</sub>	2 2	F	T <sub>i</sub>	1	Number of words	Number of cycles	Flag CY	Skip condition
		,   1	1   1	2	1'	1,	<b></b> 16	1	1	_	(Y) = 15
Operation:	$ \begin{aligned} &(A) \longleftarrow (M(DP)) \\ &(X) \leftarrow (X)EXOR(j) \\ &j = 0 \text{ to } 15 \\ &(Y) \leftarrow (Y) - 1 \end{aligned} $							Grouping: Description	with the co OR operat ter X and t and stores Subtracts As a resul tents of reg is skipped.	nanging the ntents of received in is perfect the value justed the result of subtragister Y is a when the	e contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X. contents of register Y. action, when the con- 15, the next instruction contents of register Y truction is executed.
XAMI j (eX	change Accumulat	or and Me	mory d	ata a	nd I	Incre	eme	ent register	Y and skip	)	
Instruction code	D9	0 i i	D <sub>0</sub>	2 2	Е	T <sub>i</sub>	]	Number of words	Number of cycles	Flag CY	Skip condition
		0   1   1	1   1	2 上		1	16	1	1	_	(Y) = 0
Operation:	$ \begin{aligned} &(A) \longleftrightarrow (M(DP)) \\ &(X) \longleftrightarrow (X)EXOR(j) \\ &j = 0 \text{ to } 15 \\ &(Y) \longleftrightarrow (Y) + 1 \end{aligned} $							Grouping: Description	with the co OR operat ter X and t and stores Adds 1 to t sult of ac register Y skipped. w	nanging the ontents of relicion is perfiche value; the result the content dition, withen the content t	efer the contents of M(DP) egister A, an exclusive ormed between regisin the immediate field, in register X. In the immediate field, in register Y. As a rehen the contents of the next instruction is contents of register Y is executed.

### MACHINE INSTRUCTIONS (INDEX BY TYPES)

Parameter		Onic D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecim notation			ir of Is	ir of											
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>	Hexa	ade otat	cimal on	Number of words	Number of cycles	Function
	TAB	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \leftarrow (A)$
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
Register to register transfer	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	(E7–E4) ← (B) (E3–E0) ← (A)
egister	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
er to r	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2−DR0) ← (A2−A0)
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$ \begin{array}{l} (A2-A0) \leftarrow (DR2-DR0) \\ (A3) \leftarrow 0 \end{array} $
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$ \begin{array}{l} (A2-A0) \leftarrow (SP2-SP0) \\ (A3) \leftarrow 0 \end{array} $
	LXY x, y	1	1	х3	X2	X1	х0	уз	у2	<b>y</b> 1	y0	3	Х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
.esses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
₩ 2	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
transfer	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $
RAN	XAMI j	1	0	1	1	1	0	j	j	j	j	2	Е	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	_	Transfers the contents of register B to the high-order 4 bits (E3–E0) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	_	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A.
-	-	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	_	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
-	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	_	Loads the value z in the immediate field to register Z.
(Y) = 0	_	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	_	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.
-	_	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



Parameter		Instruction code			Jo	ب ا											
Type of \	Mnemonic		<b>D</b> -	<b>D</b> -	<u> </u>						D:	Hex	ade	cimal	Number of words	Number of cycles	Function
instructions		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	ne	otat	ion	ž	ž	
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	$(A) \leftarrow n$ n = 0 to 15
	ТАВР р	0	0	1	0	0	p4	рз	p2	<b>p</b> 1	p0	0	8 +r	p	1	3	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
	AM	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
eration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
Arit	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0  to  3
Bit op	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP))?
arison ation	SEA n	0	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n?
Comparison operation		0	0	0	1	1	1	n	n	n	n	0	7	n			n = 0 to 15

Note : p is 0 to 15 for M34506M2, p is 0 to 31 for M34506M4/E4.

Carry flag CY	Datailed description
_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
_	Adds the value n in the immediate field to register A, and stores a result in register A.  The contents of carry flag CY remains unchanged.  Skips the next instruction when there is no overflow as the result of operation.  Executes the next instruction when there is overflow as the result of operation.
_	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
1	Sets (1) to carry flag CY.
0	Clears (0) to carry flag CY.
_	Skips the next instruction when the contents of carry flag CY is "0."
_	Stores the one's complement for register A's contents in register A.
0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.
	- 0/1 - 1 0 - 0/1 0/1



Parameter						In	stru	ction	cod	le						er of Is	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>			ecim	al	Number of words	Number of cycles	Function
	Ва	0	1	1	<b>a</b> 6	<b>a</b> 5	a4	аз	a2	a1	a <sub>0</sub>	1	_	a a		1	1	(PCL) ← a6–a0
ation	BL p, a	0	0	1	1	1	p4	рз	p2	р1	po	0		p p		2	2	(PCH) ← p (Note) (PCL) ← a6–a0
Branch operation		1	0	0	<b>a</b> 6	<b>a</b> 5	a4	аз	a2	a1	a <sub>0</sub>	2	а	а				
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0		2	2	(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	0	0	p4	0	0	рз	p2	<b>p</b> 1	po	2	р	p				(1.02)
	ВМ а	0	1	0	<b>a</b> 6	<b>a</b> 5	a4	<b>a</b> 3	a2	<b>a</b> 1	<b>a</b> 0	1	а	а		1	1	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6–a0
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	р1	po	0		; р		2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine (		1	0	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	a2	<b>a</b> 1	ao	2	а	а				(PCL) ← a6–a0
Subre	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0		2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	0	0	p4	0	0	рз	p2	p1	po	2	р	p				(PCH) ← p (Note) (PCL) ← (DR2–DR0,A3–A0)
_	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6		1	1	(PC) ← (SK(SP)) (SP) ← (SP) − 1
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0	4	4		1	2	(PC) ← (SK(SP)) (SP) ← (SP) – 1
Retur	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5		1	2	(PC) ← (SK(SP)) (SP) ← (SP) – 1

Note : p is 0 to 15 for M34506M2, p is 0 to 31 for M34506M4/E4.

Skip condition	Carry flag CY	Datailed description
-	_	Branch within a page : Branches to address a in the identical page.
_	_	Branch out of a page : Branches to address a in page p.
_	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-	_	Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	_	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



N	INE INS															<del>–</del>	
Parameter	arameter Mnemonic					In	stru	ction	cod	le					er of	er of les	Function
Type of instructions		D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>		ade otat	cimal	Number o	Number of cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
ation	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	I12 = 0 : (INT) = "L" ?
Interrupt operation																	I12 = 1 : (INT) = "H" ?
nterru	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
_	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	$(V1) \leftarrow (A)$
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Ε	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	(W6) ← (A)
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
Timer operation	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(T17-T14) \leftarrow (B)$ $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$
Timer	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(T27-T24) \leftarrow (B)$ $(R27-R24) \leftarrow (B)$ $(T23-T20) \leftarrow (A)$ $(R23-R20) \leftarrow (A)$
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP

	<u> </u>	
Skip condition	Carry flag CY	Datailed description
_	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When $V10 = 0$ : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$ : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "L" However, I12 = 0	-	When I12 = 0: Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H."
(INT) = "H" However, I12 = 1		When I12 = 1: Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." (I12: bit 2 of interrupt control register I1)
_	-	Transfers the contents of interrupt control register V1 to register A.
_	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
-	_	Transfers the contents of interrupt control register I1 to register A.
-	_	Transfers the contents of register A to interrupt control register I1.
_	-	Transfers the contents of timer control register W1 to register A.
-	_	Transfers the contents of register A to timer control register W1.
-	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
_	_	Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.
V12 = 0: (T1F) = 1	_	When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction.  When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0: (T2F) =1	_	When V13 = 0 : Skips the next instruction when timer 1 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)



Parameter			Instruction code				7	er of									
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D <sub>0</sub>	Hex	ade otat	cimal ion	Number o	Number of cycles	Function
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A_1, A_0) \leftarrow (P2_1, P2_0)$ $(A_3, A_2) \leftarrow 0$
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P21, P20) ← (A1, A0)
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0 to 3
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 3$
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ?
		0	0	0	0	1	0	1	0	1	1	0	2	В			(Y) = 0  to  3
_ c	SCP	1	0	1	0	0	0	1	1	0	1	2	٥	D	1	1	(C) ← 1
Input/Output operation	RCP	1	0	1	0	0	0	1	1	0	0			С	1	1	$(C) \leftarrow 1$ $(C) \leftarrow 0$
ut op	SNZCP	1	0	1	0	0	0	1	0	0	1		8		1		(C) = 1?
Outp	011201	ľ	Ü	•	Ü	Ü	Ü	•	Ü	Ü	•	_	Ŭ	Ü			(0) = 1.
Input	IAK	1	0	0	1	1	0	1	1	1	1	2	6	F	1	1	$ \begin{array}{l} (A0) \leftarrow (K) \\ (A3-A1) \leftarrow 0 \end{array} $
	OKA	1	0	0	0	0	1	1	1	1	1	2	1	F	1	1	$(K) \leftarrow (A_0)$
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)
	TPU2A	1	0	0	0	1	0	1	1	1	1	2	2	F	1	1	(PU2) ← (A)
															1		

Skip condition	Carry flag CY	Datailed description
_	_	Transfers the input of port P0 to register A.
_	_	Outputs the contents of register A to port P0.
_	_	Transfers the input of port P1 to register A.
_	_	Outputs the contents of register A to port P1.
_	-	Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A.
_	_	Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P2.
_	_	Sets (1) to port D.
-	-	Clears (0) to a bit of port D specified by register Y.
_	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0? (Y) = 0  to  3	-	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
_	_	Sets (1) to port C.
_	_	Clears (0) to port C.
(C) = 1	-	Skips the next instruction when the contents of port C is "1."  Executes the next instruction when the contents of port C is "0."
_	_	Transfers the contents of port K to the bit 0 (A <sub>0</sub> ) of register A.
_	_	Outputs the contents of bit 0 (A <sub>0</sub> ) of register A to port K.
_	_	Transfers the contents of register A to key-on wakeup control register K0.
_	_	Transfers the contents of key-on wakeup control register K0 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K1.
_	_	Transfers the contents of key-on wakeup control register K1 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K2.
_	_	Transfers the contents of key-on wakeup control register K2 to register A.
_	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of register A to pull-up control register PU1.
_	-	Transfers the contents of register A to pull-up control register PU2.



	INE INS				.,,								''				
Parameter						In	stru	ction	cod	e					er of	er of es	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>		ade otat	cimal	Number o	Number of cycles	Function
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1		In A/D conversion mode (Q13 = 0), (B) $\leftarrow$ (AD9-AD6) (A) $\leftarrow$ (AD5-AD2) In comparator mode (Q13 = 1), (B) $\leftarrow$ (AD7-AD4) (A) $\leftarrow$ (AD3-AD0)
tion	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$
A/D conversion operation	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$
conve	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	(A) ← (Q1)
A/D	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	(Q1) ← (A)
	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1		(ADF) ← 0 Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting
	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V22 = 0: (ADF) = 1 ? After skipping, (ADF) $\leftarrow$ 0 V22 = 1: SNZAD = NOP
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	RAM back-up
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF2 instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
tion	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1		(WDF1) = 1 ?, after skipping, (WDF1) ← 0
	СМСК	1	0	1	0	0	1	1	0	1	0	2	9	Α	1	1	Ceramic resonator selected
	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillation selected
	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	(A) ← (MR)
	TMRA	1	0	0	0	0	1	0	1	1	0			6	1		(MR) ← (A)

Skip condition	Carry flag CY	Datailed description
-	_	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3–AD0) of comparator register to register A. (Q13: bit 3 of A/D control register Q1)
-	_	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	_	In the A/D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
_	-	Transfers the contents of A/D control register Q1 to register A.
-	-	Transfers the contents of register A to A/D control register Q1.
-	_	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	-	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction.  When V22 = 1 : This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V2)
-	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped.
_	-	Makes the immediate after POF2 instruction valid by executing the EPOF instruction.
(P) = 1	_	Skips the next instruction when the P flag is "1".  After skipping, the P flag remains unchanged.  Executes the next instruction when the P flag is "0."
_	-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
(WDF1) = 1	-	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
_	_	Selects the ceramic resonance circuit and stops the on-chip oscillator.
_	-	Selects the RC oscillation circuit and stops the on-chip oscillator.
_	-	Transfers the contents of clock control register MR to register A.
_	_	Transfers the contents of register A to clock control register MR.



#### **INSTRUCTION CODE TABLE**

INSTI	NUC	HON	COL	/L  /	ADLE														
	09-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	
D3-D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	_	TASP	A 0	LA 0	TABP 0	TABP 16*	-	_	BML	BML*	BL	BL*	ВМ	В
0001	1	_	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17*	_	_	BML	BML*	BL	BL*	ВМ	В
0010	2	_	_	SZB 2	_	_	TAX	A 2	LA 2	TABP 2	TABP 18*	_	_	BML	BML*	BL	BL*	ВМ	В
0011	3	SNZP	INY	SZB 3	_	_	TAZ	A 3	LA 3	TABP 3	TABP 19*	-	_	BML	BML*	BL	BL*	ВМ	В
0100	4	DI	RD	SZD	_	RT	TAV1	A 4	LA 4	TABP 4	TABP 20*	-	_	BML	BML*	BL	BL*	ВМ	В
0101	5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21*	-	_	BML	BML*	BL	BL*	ВМ	В
0110	6	RC	-	SEAM	_	RTI	-	A 6	LA 6	TABP 6	TABP 22*	_	_	BML	BML*	BL	BL*	ВМ	В
0111	7	sc	DEY	_	_	_	_	A 7	LA 7	TABP 7	TABP 23*	-	_	BML	BML*	BL	BL*	ВМ	В
1000	8	POF2	AND	_	SNZ0	LZ 0	_	A 8	LA 8	TABP 8	TABP 24*	-	_	BML	BML*	BL	BL*	ВМ	В
1001	9	_	OR	TDA	_	LZ 1	-	A 9	LA 9	TABP 9	TABP 25*	-	_	BML	BML*	BL	BL*	вм	В
1010	Α	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10	TABP 26*	_	_	BML	BML*	BL	BL*	ВМ	В
1011	В	AMC	_	_	_	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27*	-	_	BML	BML*	BL	BL*	ВМ	В
1100	С	TYA	СМА	_	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28*	_	_	BML	BML*	BL	BL*	ВМ	В
1101	D	_	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29*	_	_	BML	BML*	BL	BL*	ВМ	В
1110	Е	ТВА	ТАВ	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30*	_	_	BML	BML*	BL	BL*	ВМ	В
1111	F	_	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31*	_	_	BML	BML*	BL	BL*	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	The second word										
BL	10	0aaa	aaaa									
BML	10	0aaa	aaaa									
BLA	10	0p00	pppp									
BMLA	10	0p00	pppp									
SEA	00	0111	nnnn									
SZD	00	0010	1011									

• \* cannot be used in the M34506M2-XXXFP.



#### **INSTRUCTION CODE TABLE (continued)**

			-	<u> </u>	'ULL	(COII	una	,u,										
	09–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	-	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	_	OP1A	T2AB	_	_	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	_	-	OP2A	-	_	TAMR	IAP2	_	-	_	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	_	-	_	TAI1	-	_	_	_	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	_	_	TAQ1	_	-	_	-	_	-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	_	TK2A		_	_	_	-	_	-	_	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	_	TMRA	_	_	_	TAK0	_	_	-	_	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	-	_	_	_	-	_	SNZAD	_	-	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	-		_	_	_	-	_	-	_	-	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	-	-	_	TADAB	TALA	TAK1	1	TABAD	SNZCP	_	_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	_	_	_	_	_	TAK2	_	_	_	смск	-	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	-	TK0A	-	_	TAW1	ı	Í	Í	-	CRCK	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	_	_	_	_	TAW2	_	_	_	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	ı	ı	TPU0A	_	-	ı	_	Í	SCP	_	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	ı	TPU1A	_	_	_	_	_	_	_	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	ОКА	TPU2A	TR1AB	_	_	IAK	_	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D<sub>3</sub>–D<sub>0</sub> show the low-order 4 bits of the machine language code, and D<sub>9</sub>–D<sub>4</sub> show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	pppp
BMLA	10	0p00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011



# **Electrical characteristics**

### Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage P0, P1, P2, D0, D1, D2/C, D3/K, RESET, XIN		-0.3 to VDD+0.3	V
Vı	Input voltage AIN0-AIN1		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D0, D1, D2/C, D3/K, RESET	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage XouT		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C




### Recommended operating conditions 1

(Ta = -20 °C to 85 °C, VDD = 2.0 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditi	ons		Limits		Unit
,				Min.	Тур.	Max.	
Vdd	Supply voltage	High-speed mode	$f(XIN) \le 4.4 \text{ MHz}$	2.7		5.5	V
	(with a ceramic resonator)	Middle-speed mode	$f(XIN) \le 4.4 \text{ MHz}$	2.0		5.5	
		Low-speed mode					
		Default mode					
VDD	Supply voltage	High-speed mode	$f(XIN) \le 4.4 \text{ MHz}$	2.7		5.5	V
	(with RC oscillation)	Middle-speed mode					
		Low-speed mode					
		Default mode					
VRAM	RAM back-up voltage	(at RAM back-up)		1.8			V
Vss	Supply voltage				0		V
VIH	"H" level input voltage	P0, P1, P2, D0-D3, XIN		0.8VDD		Vdd	V
VIH	"H" level input voltage	RESET		0.85VDD		VDD	V
VIH	"H" level input voltage	C, K	VDD = 4.0 to 5.5 V	0.5VDD		VDD	V
			VDD = 2.0  to  5.5  V	0.7Vdd		VDD	1
VIH	"H" level input voltage	CNTR, INT	·	0.85VDD		VDD	V
VIL	"L" level input voltage	P0, P1, P2, D0-D3, XIN		0		0.2VDD	V
VIL	"L" level input voltage	C, K		0		0.16VDD	V
VIL	"L" level input voltage	RESET		0		0.3VDD	V
VIL	"L" level input voltage	CNTR, INT		0		0.15VDD	V
IoL(peak)	"L" level peak output current	P2, RESET	VDD = 5.0 V			10	mA
			VDD = 3.0 V			4.0	1
IoL(peak)	"L" level peak output current	D0, D1	VDD = 5.0 V			40	mA
			VDD = 3.0 V			30	1
IoL(peak)	"L" level peak output current	D2/C, D3/K	VDD = 5.0 V			24	mA
			VDD = 3.0 V			12	]
IoL(peak)	"L" level peak output current	P0, P1	VDD = 5.0 V			24	mA
			VDD = 3.0 V			12	1
IoL(avg)	"L" level average output current	P2, RESET (Note)	VDD = 5.0 V			5.0	mA
			VDD = 3.0 V			2.0	1
IOL(avg)	"L" level average output current	Do, D1 (Note)	VDD = 5.0 V			30	mA
			VDD = 3.0 V			15	1
IOL(avg)	"L" level average output current	D2/C, D3/K (Note)	VDD = 5.0 V			15	mA
	-		VDD = 3.0 V			7.0	1
IoL(avg)	"L" level average output current	P0, P1 (Note)	VDD = 5.0 V			12	mA
	-		VDD = 3.0 V			6.0	1
ΣloL(avg)	"L" level total average current	P2, D, RESET				80	mA
,	-	P0, P1				80	1

Note : The average output current (IOH, IOL) is the average value during 100 ms.



### Recommended operating conditions 2

(Ta = -20 °C to 85 °C, VDD = 2.0 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Con	ditions		Limits		Unit
Symbol	Faiametei	Con	iditions	Min.	Тур.	Max.	Offic
f(XIN)	Oscillation frequency	High-speed mode	VDD = 2.7 V to 5.5 V			4.4	MHz
	(with a ceramic resonator)		VDD = 2.0 V to 5.5 V			2.2	]
		Middle-speed mode	VDD = 2.0 V to 5.5 V			4.4	
		Low-speed mode					
		Default mode					
f(XIN)	Oscillation frequency	High-speed mode	VDD = 2.7 V to 5.5 V			4.4	MHz
	(with RC oscillation) (Note)	Middle-speed mode					
		Low-speed mode					
		Default mode					
f(XIN)	Oscillation frequency	High-speed mode	VDD = 2.7 V to 5.5 V			3.2	MHz
'	(with a ceramic resonator selected,		VDD = 2.0 V to 5.5 V			1.6	
	external clock input)	Middle-speed mode	VDD = 2.0 V to 5.5 V			3.2	
		Low-speed mode					
		Default mode					
$\Delta$ f(XIN)	Oscillation frequency error	VDD = 5.0 V ±10 %, Ta :	= 25 °C, –20 to 85 °C			±17	%
	(at RC oscillation, error value of						
	exteranal R, C not included)	VDD = 3.0 V ±10 %, Ta :	= 25 °C, –20 to 85 °C			±17	1
	Note: use 30 pF capacitor and vary external R						
f(CNTR)	Timer external input frequency	High-speed mode				f(XIN)/6	Hz
		Middle-speed mode				f(XIN)/12	
		Low-speed mode				f(XIN)/24	1
		Default mode				f(XIN)/48	
tw(CNTR)	Timer external input period	High-speed mode	3/f(XIN)			s	
	("H" and "L" pulse width)	Middle-speed mode	6/f(XIN)			1	
		Low-speed mode		12/f(XIN)			1
		Default mode		24/f(XIN)			1

Note: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

#### **Electrical characteristics** (Ta = -20 °C to 85 °C, $V_{DD}$ = 2.0 to 5.5 V, unless otherwise noted)

Symbol		Parameter	Toet	conditions		Limits		Unit
					Min.	Тур.	Max.	
VOL	"L" level output	voltage	VDD = 5.0 V	IOL = 12 mA			2.0	V
	P0, P1			IOL = 4.0 mA			0.9	
			VDD = 3.0 V	IOL = 6.0 mA			0.9	
				IOL = 2.0 mA			0.6	
VOL	"L" level output	voltage	VDD = 5.0 V	IOL = 5.0 mA			2.0	V
	P2, RESET			IOL = 1.0 mA			0.6	
			VDD = 3.0 V	IOL = 2.0 mA			0.9	
VOL	"L" level output	voltage	VDD = 5.0 V	IOL = 30 mA			2.0	V
	D0, D1			IOL = 10 mA			0.9	
			VDD = 3.0 V	IOL = 15 mA			2.0	
				IOL = 5.0 mA			0.9	
VOL	"L" level output	voltage	VDD = 5.0 V	IOL = 15 mA			2.0	V
	D2/C, D3/K			IOL = 5.0 mA			0.9	
			VDD = 3.0 V	IOL = 9.0 mA			2.0	
				IOL = 3.0 mA			0.9	
lін	"H" level input co		VI = VDD				1.0	μΑ
lін	"H" level input current		VI = VDD			1.0	μΑ	
	Do, D1, D2/C, D3/K							μ
lıL	"L" level input cu		VI = 0 V P0, P1, P2 N	lo pull-up	-1.0			μΑ
	P0, P1, P2			F				μ
lıL	"L" level input cu	ırrent	VI = 0 V, D2/C, D3/K,	No pull-up	-1.0			μΑ
	Do, D1, D2/C, D3		, , , , , , , ,	- [ ]				"
IDD	Supply current	at active mode	VDD = 5.0 V	High-speed mode		1.7	5.0	mA
		(Note 1)	f(XIN) = 4.0 MHz	Middle-speed mode		1.3	3.9	-
		,	,	Low-speed mode		1.1	3.3	-
				Default mode		1.0	3.0	-
			VDD = 3.0 V	High-speed mode		0.5	1.5	-
			f(XIN) = 2.0 MHz	Middle-speed mode		0.4	1.2	
				Low-speed mode		0.35	1.1	1
				Default mode		0.3	0.9	
		at RAM back-up mode	Ta = 25 °C			0.1	1.0	μΑ
		(POF2 instruction execution)	VDD = 5.0 V				10	1
			VDD = 3.0 V				6.0	
Rpu	Pull-up resistor	value	VI = 0 V	VDD = 5.0 V	30	60	150	kΩ
	P0, P1, P2, D2/0			VDD = 3.0 V	50	120	300	
VT+ - VT-	- Hysteresis INT, CNTR		VDD = 5.0 V			0.25		V
·	,5.5.5.6.6.6.1.1.		VDD = 3.0 V		0.25			
VT+ - VT-	Hysteresis RESET		VDD = 5.0 V		1.2		V	
	TIYSICIESIS RESET		VDD = 3.0 V		0.5			
f(RING)	On-chip oscillat	tor clock frequency (Note	VDD = 5.0 V		1.0	2.0	3.0	MHz
, <i>,</i> ,	2)		VDD = 3.0 V		0.5	1.0	1.8	1

Notes 1: When the A/D converter is used, the A/D operation current (IADD) is included.

<sup>2:</sup> When system operates by the on-chip oscillator, the system clock frequency is the on-chip oscillator clock divided by the dividing ratio selected with register MR.

#### A/D converter recommended operating conditions

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Co	onditions			Unit	
Symbol	i arameter		Min.	Тур.	Max.	Offic	
VDD	Supply voltage	Ta = 25 °C	2.7		5.5	V	
		Ta = -20 °C to 85 °C		3.0		5.5	
VIA	Analog input voltage			0		VDD+2LSB	V
f(XIN)	Oscillation frequency	VDD = 2.7 V to 5.5 V	High-speed mode	0.1			MHz
			Middle-speed mode	0.2			
			Low-speed mode	0.4			
			Default mode	0.8			

#### A/D converter characteristcs

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits		
Symbol	Parameter			Min.	Тур.	Max.	Unit
_	Resolution					10	bits
_	Linearity error	Ta = 25 °C, VDD = 2.7 V to 5.5 V				±2.0	LSB
		Ta = $-25$ °C to 85 °C, VDD = 3.0 V to 5.5 V					
_	Differential non-linearity error	Ta = 25 °C, VDD = 2.7 V to 5.5 V				±0.9	LSB
		Ta = $-25$ °C to 85 °C, VDD = 3.0 V to 5.5 V					
Voт	Zero transition voltage	VDD = 5.12 V	= 5.12 V		20	30	mV
		VDD = 3.072 V		3	9	15	
VFST	Full-scale transition voltage	VDD = 5.12 V		5115	5125	5135	mV
		VDD = 3.072 V		3063	3069	3075	1
IAdd	A/D operating current (Note 1)	VDD = 5.0 V			0.3	0.9	mA
		VDD = 3.0 V			0.1	0.3	
TCONV	A/D conversion time	f(XIN) = 4.0 MHz	High-speed mode			46.5	μs
			Middle-speed mode			93.0	
			Low-speed mode			186	
			Default mode			372	
_	Comparator resolution					8	bits
-	Comparator error (Note 2)	VDD = 5.12 V				±20	mV
		VDD = 3.072 V				±15	
_	Comparator comparison time	f(XIN) = 4.0 MHz	High-speed mode			6.0	μs
			Middle-speed mode			12	
			Low-speed mode			24	
			Default mode			48	

Notes 1: When the A/D converter is used, the IADD is included to IDD.

2: As for the error from the logic value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage V<sub>ref</sub> which is generated by the built-in DA converter can be obtained by the following formula.


Logic value of comparison voltage Vref—

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



#### Basic timing diagram



#### **BUILT-IN PROM VERSION**

In addition to the mask ROM versions, the 4506 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 20 shows the product of built-in PROM version. Figure 54 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 20 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34506E4FP	4096 words	256 words	PRSP0020DA-A	One Time PROM [shipped in blank]

#### (1) PROM mode

The 4506 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), PGM to "H" after connecting wires as shown in Figure 54 and powering on the VDD pin, and then applying 12 V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

Use the special-perpose serial programmer when performing serial read/program.

As for the serial programmer for the single-chip microcomputer (serial programmer and control software), refer to the "Renesas Microcomputer Development Support Tools" Hompage (http://www.renesas.com/en/tools).

#### (2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ②For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 53 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).




Fig. 53 Flow of writing and test of the product shipped in blank





Fig. 54 Pin configuration of built-in PROM version

# Package outline



# REVISION DESCRIPTION LIST

# 4506 GROUP DATA SHEET

Rev. No.	Revision Description		
1.0	First Edition		
1.1	Pages 3, 4, 22, 38 : Character fonts errors revised		000905
2.0	The 4506/4507 Group data sheet is separated.		
	Page 10: Port block diagram (3); Block diagram of P12/CNTR pin revised.		
	Page 26: Fig. 22 Timers structure; Block diagram of P12/CNTR pin revised.		
	Page 29:	$(\underline{9})$ Precautions $\rightarrow$ $(\underline{8})$ Precautions	
		(8) Timer input/output pin (P12/CNTR pin) added.	
		Fig. 23 added.	
	Page 30:	WATCHDOG TIMER revised all.	
	Page 31:	Fig. $2\underline{4} \rightarrow$ Fig. $2\underline{5}$ , Fig. $2\underline{5} \rightarrow$ Fig. $2\underline{6}$	
		Fig. 26 NOP instruction added. POF $\rightarrow$ POF2	
	Page 49:	Fig. 46 POF $\rightarrow$ POF $\underline{2}$	
	Page 61:	BL p, a, BLA p instructions revised.	
	Page 62:	BML p, a, BMLA p instructions revised.	
	Page 76:	TABP p instruction revised.	
	Page 90:	TABP p instruction revised.	
	Page 92:	BL p, a, BLA p, BML p, a, BMLA p instructions revised.	
	Page 100:	BL, BML, BLA, BMLA instructions; The second word revised.	
	Page 101:	BL, BML, BLA, BMLA instructions; The second word revised.	
	Page 102:	ABSOLUTE MAXIMUM RATINGS; VDD –0.3 to $6.\underline{0} \rightarrow$ –0.3 to $6.\underline{5}$	
	Page 104:	RECOMMENDED OPERATING CONDITIONS 1;	
		Operating condition map added.	
3.0	All pages:	Words standardized: On-chip oscillator, A/D converter	040827
	Page 3:	Power dissipation "Ta=25°C" added.	
	Page 4:	Description of RESET pin revised.	
	Page 24:	Table 9: Control register of timer 1 and timer 2 revised.	
	Page 25:	Fig.22 : Note 5 added.	
	Page 29:	Some description revised.	
	Page 30:	Fig.25: "DI" instruction added.	
	Page 31:	Table 11: Revised.	
	Page 39:	Table 15: Port level and Note 4 revised, Note 5 added.	
	Page 50:	$ @ \mbox{Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU}, \\$	
		②Note on Power Source Voltage added.	
	Page 76:	TABAD : Description revised.	
	Page 99:	TABAD : Description revised.	

# **REVISION DESCRIPTION LIST**

# 4506 GROUP DATA SHEET

Rev.	Revision Description	Rev.
No.		date
3.01	Page 1, 3: Package name revised.	050207
	Page 28: •Timer 1 and timer 2 count start timing and count time when operation starts added.	
	Page 47: @Timer 1 and timer 2 count start timing and count time when operation starts added.	
	P109, 110: Package name revised.	
	P111: Package outline revised.	

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. a third party.

  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology

- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001