# **(ENESAS**

# 4519 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### DESCRIPTION

The 4519 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with serial interface, four 8-bit timers (each timer has one or two reload registers), a 10-bit A/D converter, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4519 Group include variations of the built-in memory size as shown in the table below.

# FEATURES

- (at 6 MHz oscillation frequency, in XIN through-mode)
- Supply voltage

Mask ROM version ..... 1.8 to 5.5 V One Time PROM version ...... 2.5 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode)

Timers

Timer 1	8-bit timer with a reload register
Timer 2	8-bit timer with a reload register
Timer 3	8-bit timer with a reload register
Timer 3 8-bi	it timer with two reload registers


- •Key-on wakeup function pins ...... 10
- A/D converter ...... 10-bit successive comparison method, 8ch
- Voltage drop detection circuit Reset occurrence ...... Typ. 3.5 V (Ta = 25 °C)
  - Reset release ...... Typ. 3.7 V (Ta = 25 °C)
- Watchdog timer
- Clock generating circuit (ceramic resonator/RC oscillation/quartz-crystal oscillation/onchip oscillator)
- ●LED drive directly enabled (port D)

#### APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.


Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34519M6-XXXFP	6144 words	384 words	42P2R-A	Mask ROM
M34519M8-XXXFP	8192 words	384 words	42P2R-A	Mask ROM
M34519E8FP (Note)	8192 words	384 words	42P2R-A	One Time PROM

Note: Shipped in blank.



Pin configuration (top view) (4519 Group)





Rev.3.01 2005.06.15 page 2 of 160 REJ03B0007-0301



# PERFORMANCE OVERVIEW

Parameter		er	Function		
Number of basic instructions		tions	153		
Minimum instruction execution time		ecution time	0.5 $\mu$ s (at 6.0 MHz oscillation frequency, in XIN through-mode)		
Memory sizes	ROM N	134519M6	6144 words X 10 bits		
	N	134519M8/E8	8192 words X 10 bits		
	RAM N	134519M6/M8/E8	384 words X 4 bits		
Input/Output ports	D0D7	I/O (Input is examined by skip decision)	Eight independent I/O ports; Ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. The output structure is switched by software.		
	P00-P03	3 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	P10-P13		4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	P20-P22	2 I/O	3-bit I/O port; ports P20, P21 and P22 are also used as SCK, SOUT and SIN, respectively.		
	P30-P33	3 I/O	4-bit I/O port ; ports P30 and P31 are also used as INT0 and INT1, respectively.		
	P40-P43	s I/O	4-bit I/O port ; ports P40–P43 are also used as AIN4–AIN7, respectively.		
	P50-P53	3 I/O	4-bit I/O port ; the output structure is switched by software.		
	P60-P63	3 I/O	4-bit I/O port ; ports P60–P63 are also used as AIN0–AIN3, respectively.		
Timers	Timer 1		8-bit timer with a reload register is also used as an event counter.		
			Also, this is equipped with a period/pulse width measurement function.		
	Timer 2		8-bit timer with a reload register.		
	Timer 3		8-bit timer with a reload register is also used as an event counter.		
	Timer 4		8-bit timer with two reload registers and PWM output function.		
A/D converter			10-bit wide X 8 ch, This is equipped with an 8-bit comparator function.		
Serial I/O			8-bit X 1		
Interrupt	Sources		8 (two for external, four for timer, one for A/D, and one for serial I/O)		
	Nesting		1 level		
Subroutine nes	sting		8 levels		
Device structur	.e		CMOS silicon gate		
Package			42-pin plastic molded SSOP (42P2R-A)		
Operating temperature range		ange	-20 °C to 85 °C		
Supply voltage Mask ROM version		OM version	1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
	One Tim	e PROM version	2.5 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
Power	Active m	ode	2.8 mA (Ta=25 °C, VDD=5V, f(XIN)=6 MHz, f(STCK)=f(XIN), on-chip oscillator stop)		
dissipation			70 μA (Ta=25 °C, VDD=5V, f(XIN)=32 kHz, f(STCK)=f(XIN), on-chip oscillator stop)		
(typical value)			150 μA (Ta=25 °C, VDD=5V, on-chip oscillator is used, f(STCK)=f(RING), f(XIN) stop)		
, i i	RAM ba	ck-up mode	0.1 $\mu$ A (Ta=25 °C, VDD = 5 V, output transistors in the cut-off state)		

#### **PIN DESCRIPTION**

Pin	Name	Input/Output	Function
Vdd	Power supply	_	Connected to a plus power supply.
Vss	Ground	—	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
Xin	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. When using a 32 kHz quartz-crystal oscillator, connect it
Хоит	Main clock output	Output	between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
D0D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D6, D7 is also used as CNTR0 pin and CNTR1 pin, respectively.
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P20-P23	I/O port P2	I/O	Port P2 serves as a 3-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P20–P22 are also used as SCK, SOUT, SIN, respectively.
P30-P33	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30 and P31 are also used as INT0 pin and INT1 pin, respectively.
P40-P43	I/O port P4	I/O	Port P4 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P40–P43 are also used as AIN4–AIN7, respectively.
P50-P53	I/O port P5	I/O	Port P5 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain.
P60-P63	I/O port P6	I/O	Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P60–P63 are also used as AIN0–AIN3, respectively.
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D6 and D7, respectively.
INTO, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup func- tion which can be switched by software. INT0 pin and INT1 pin are also used as Ports P30 and P31, respectively.
Aino-Ain7	Analog input	Input	A/D converter analog input pins. AIN0–AIN7 are also used as ports P60–P63 and P40–P43, respectively.
SCK	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. SCK pin is also used as port P20.
Sout	Serial I/O data output	Output	Serial I/O data output pin. Sout pin is also used as port P21.
SIN	Serial I/O clock input	Input	Serial I/O data input pin. SIN pin is also used as port P22.



#### MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D6	CNTR0	CNTR0	D6	P60	Aino	AINO	P60
D7	CNTR1	CNTR1	D7	P61	AIN1	AIN1	P61
P20	Scк	SCK	P20	P62	AIN2	AIN2	P62
P21	SOUT	SOUT	P21	P63	Aina	Аімз	P63
P22	SIN	SIN	P22	P40	AIN4	AIN4	P40
P30	INT0	INT0	P30	P41	Ain5	AIN5	P41
P31	INT1	INT1	P31	P42	AIN6	AIN6	P42
				P43	Ain7	AIN7	P43

Notes 1: Pins except above have just single function.

2: The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.

3: The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.

4: The input/output of D6 can be used even when CNTR0 (input) is selected.

5: The input of D6 can be used even when CNTR0 (output) is selected.

6: The input/output of D7 can be used even when CNTR1 (input) is selected.

7: The input of D7 can be used even when CNTR1 (output) is selected.

# DEFINITION OF CLOCK AND CYCLE

#### Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XIN)) by the external quartz-crystal oscillation

System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

#### Table Selection of system clock **Register MR** System clock Operation mode MR3 MR2 MR1 MR0 0 0 0 0 f(STCK) = f(XIN)XIN through mode x 1 f(STCK) = f(RING)On-chip oscillator through mode 0 1 0 0 f(STCK) = f(XIN)/2XIN divided by 2 mode х 1 f(STCK) = f(RING)/2On-chip oscillator divided by 2 mode 1 0 0 0 f(STCK) = f(XIN)/4XIN divided by 4 mode х 1 f(STCK) = f(RING)/4On-chip oscillator divided by 4 mode 1 1 0 0 XIN divided by 8 mode f(STCK) = f(XIN)/8х 1 f(STCK) = f(RING)/8On-chip oscillator divided by 8 mode

X: 0 or 1

**Note:** The f(RING)/8 is selected after system is released from reset. When on-chip oscillator clock is selected for main clock, set the on-chip oscillator to be operating state.



# PORT FUNCTION

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
FUIL	FIII	Output		unit	instructions	registers	Remark
Port D	D0D5	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
	D6/CNTR0	(8)	CMOS		SZD	W6	function (programmable)
	D7/CNTR1				CLD	W4	
Port P0	P00–P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP0	PU0	functions, key-on wakeup
						K0, K1	functions and output structure
							selection functions
Port P1	P10–P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP1	PU1	functions, key-on wakeup
						К0	functions and output structure
							selection functions
Port P2	P20/SCK, P21/SOUT	I/O	N-channel open-drain	3	OP2A	J1	
	P22/SIN	(3)			IAP2		
Port P3	P30/INT0, P31/INT1	I/O	N-channel open-drain	4	OP3A	l1, l2	
	P32, P33	(4)			IAP3	K2	
Port P4	P40/AIN4–P43/AIN7	I/O	N-channel open-drain	4	OP4A	Q1	
		(4)			IAP4	Q2	
Port P5	P50–P53	I/O	N-channel open-drain/	4	OP5A	FR3	Output structure selection
		(4)	CMOS		IAP5		function (programmable)
Port P6	P60/AIN0-P63/AIN3	I/O	N-channel open-drain	4	OP6A	Q2	
		(4)			IAP6	Q1	



#### CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition			
Xin	Open.	Internal oscillator is selected.	(Note 1)		
Хоит	Open.	Internal oscillator is selected.	(Note 1)		
		RC oscillator is selected.	(Note 2)		
		External clock input is selected for main clock.	(Note 3)		
D0D5	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
P00–P03	Open.	The key-on wakeup function is not selected.	(Note 6)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 6)		
P10–P13	Open.	The key-on wakeup function is not selected.	(Note 7)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 7)		
Р20/SCк	Open.	SCK pin is not selected.			
	Connect to Vss.				
P21/SOUT	Open.				
	Connect to Vss.				
P22/SIN	Open.	SIN pin is not selected.			
	Connect to Vss.				
P30/INT0	Open.	"0" is set to output latch.			
	Connect to Vss.				
P31/INT1	Open.	"0" is set to output latch.			
	Connect to Vss.				
P32, P33	Open.				
	Connect to Vss.				
P40/AIN4-P43/AIN7	Open.				
	Connect to Vss.				
P50-P53	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.			
P60/AIN0-P63/AIN3	Open.				
	Connect to Vss.				

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG0=0, MR0=1).

2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.

In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)

Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.

3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.

4: Be sure to select the output structure of ports D0-D5 and the pull-up function of P00-P03 and P10-P13 with every one port. Set the corresponding bits of registers for each port.

5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.


6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").

7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.


(Note when connecting to Vss and VDD)


• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.


#### PORT BLOCK DIAGRAMS




Port block diagram (1)











Port block diagram (5)




Port block diagram (6)





Port block diagram (7)



Port block diagram (8)

# FUNCTION BLOCK OPERATIONS CPU

#### (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

# (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

# (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

# (4) Register D

#### Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed. Also, when the TABP p instruction is executed, the high-order 2 bits of the reference data in ROM is stored to the low-order 2 bits of register D, and the contents of the high-order 1 bit of register D is "0". (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

#### (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

#### (6) Interrupt stack register (SDP)


Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.


Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

# (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

Program co	unter (PC)		
Executing <b>BM</b> instruction	Executing F instruction		
SK	0	(SP) = 0	
SK	1	(SP) = 1	
SK	2	(SP) = 2	
SK	3	(SP) = 3	
SK	SK4		
SK	SK5		
SK	6	(SP) = 6	
SK	7	(SP) = 7	
Stack pointer (SF returning from RAM by executing the fi contents of program When the <b>BM</b> instru- stack registers are and the contents of	back-up mode rst <b>BM</b> instruct a counter is store uction is execute used ((SP) =	. It points "0" ion, and the ed in SKo. ed after eight 7), (SP) = 0	









# (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the  $\mathsf{PCH}$  does not specify after the last page of the built-in ROM.

# (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

#### Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

#### PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34519M8/E8.

#### Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34519M6	6144 words	48 (0 to 47)
M34519M8/E8	8192 words	64 (0 to 63)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP  $\ensuremath{\mathsf{p}}$  instruction.




Fig. 10 ROM map of M34519M8/E8




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure



#### DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 2 shows the RAM size. Figure 12 shows the RAM map.

#### Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

#### Table 2 RAM size

Part number	RAM size
M34519M6	384 words X 4 bits (1536 bits)
M34519M8/E8	




Fig. 12 RAM map

#### **INTERRUPT FUNCTION**

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = "1")

- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

# (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

#### (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

#### (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

#### Table 3 Interrupt sources

Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1
6	Timer 4 interrupt	Timer 4 underflow	Address A in page 1
7	A/D interrupt	Completion of A/D conversion	Address C in page 1
8	Serial I/O interrupt	Completion of serial I/O transmit/receive	Address E in page 1

#### Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt	Skip instruction	Interrupt
	request flag		enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 4 interrupt	T4F	SNZT4	V21
A/D interrupt	ADF	SNZAD	V22
Serial I/O interrupt	SIOF	SNZSI	V23

#### Table 5 Interrupt enable bit function

Interrupt enable bit Occurrence of interrupt		Skip instruction
1	Enabled	Invalid
0	Disabled	Valid



#### (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

• Program counter (PC)

An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).

- Interrupt enable flag (INTE)
   INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
   Only the request flag for the current interrupt source is cleared to
- "0." • Data pointer, carry flag, skip flag, registers A and B
- The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

# (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)





Fig. 13 Program example of interrupt processing








Fig. 15 Interrupt system diagram

#### (6) Interrupt control registers

Interrupt control register V1

Interrupt enable bits of external 0, external 1, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The timer 3, timer 4, A/D and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

#### Table 6 Interrupt control registers

	Interrupt control register V1		control register V1 at reset : 00002		R/W TAV1/TV1A
V13	V13 Timer 2 interrupt enable bit		Interrupt disabled (	(SNZT2 instruction is valid)	
V13		1	Interrupt enabled (	SNZT2 instruction is invalid)	
V12	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (	(SNZT1 instruction is valid)	
V 12		1	Interrupt enabled (	SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled (	(SNZ1 instruction is valid)	
VII			Interrupt enabled (	SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (	(SNZ0 instruction is valid)	
VIU		1	Interrupt enabled (	SNZ0 instruction is invalid)	


	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A		
1/20	V23 Serial I/O interrupt enable bit		Interrupt disabled (	SNZSI instruction is valid)			
V23	Senari/O interrupt enable bit	1	Interrupt enabled (	SNZSI instruction is invalid)			
1/20	A/D interrupt enable bit	0	Interrupt disabled (	SNZAD instruction is valid)			
V22		1	Interrupt enabled (	SNZAD instruction is invalid)			
1/07	V21 Timer 4 interrupt enable bit		Timer 4 interrupt enable bit	0	Interrupt disabled (	SNZT4 instruction is valid)	
V21			Interrupt enabled (	SNZT4 instruction is invalid)			
1/00	Timer 2 internet er ekle hit	0	Interrupt disabled (	SNZT3 instruction is valid)			
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (	SNZT3 instruction is invalid)			

Note: "R" represents read enabled, and "W" represents write enabled.

# (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).





Rev.3.01 2005.06.15 page 24 of 160 REJ03B0007-0301

#### **EXTERNAL INTERRUPTS**

The 4519 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

#### Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P30/INT0	When the next waveform is input to P30/INT0 pin	<b>I1</b> 1
		<ul> <li>Falling waveform ("H"→"L")</li> </ul>	l12
		<ul> <li>Rising waveform ("L"→"H")</li> </ul>	
		<ul> <li>Both rising and falling waveforms</li> </ul>	
External 1 interrupt	P31/INT1	When the next waveform is input to P31/INT1 pin	l21
		<ul> <li>Falling waveform ("H"→"L")</li> </ul>	122
		<ul> <li>Rising waveform ("L"→"H")</li> </ul>	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure



# (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P30/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

• External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to P30/INT0 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- <sup>(2)</sup> Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ⑤ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

# (2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to P31/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

• External 1 interrupt activated condition

External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.

- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- $\ensuremath{\textcircled{O}}$  Select the valid waveform with the bits 1 and 2 of register I2.
- $\ensuremath{\textcircled{3}}$  Clear the EXF1 flag to "0" with the SNZ1 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
- ⑤ Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.



#### (3) External interrupt control registers

Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

#### Table 8 External interrupt control register

#### Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W TAI1/TI1A
110			INT0 pin input disabled		
113	INT0 pin input control bit (Note 2)	1	INT0 pin input ena	abled	
110	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform/' instruction)	'L" level ("L" level is recognized with	the SNZI0
112		1	Rising waveform/" instruction)	H" level ("H" level is recognized with	the SNZI0
<b>I1</b> 1	INTO his adapt detection airquit control hit	0	One-sided edge d	etected	
111	I11 INT0 pin edge detection circuit control bit	1	Both edges detected		
110	I10 INT0 pin Timer 1 count start synchronous circuit selection bit		Timer 1 count star	t synchronous circuit not selected	
110			Timer 1 count star	t synchronous circuit selected	

	Interrupt control register I2		Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	I23 INT1 pin input control bit (Note 2)		INT1 pin input disabled				
123		1	INT1 pin input ena	bled			
		0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI1		
122	I22 Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	instruction)				
122		1	Rising waveform/"	H" level ("H" level is recognized with	the SNZI1		
		I	instruction)				
121	INT1 pin edge detection circuit control bit	0	One-sided edge de	etected			
121			Both edges detected	ed			
120	I20         INT1 pin Timer 3 count start synchronous         0           circuit selection bit         1		Timer 3 count start	synchronous circuit not selected			
120			Timer 3 count start	synchronous circuit selected			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.



#### (4) Notes on External 0 interrupt

① Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18 <sup>(1)</sup>) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18 <sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18 3).




Fig. 18 External 0 interrupt program example-1

2 Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

 When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 19<sup>(1)</sup>).

:	
LA 0	; ( <b>XXX</b> 02)
TK2A	; Input of INT0 key-on wakeup invalid①
DI	
EPOF	
POF	; RAM back-up
:	
X : thes	se bits are not used here.

Fig. 19 External 0 interrupt program example-2

#### 3 Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

• Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20<sup>(1)</sup>) and then, change the bit 2 of register 11.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20<sup>(3)</sup>).

:		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid
LA	12	; (X1XX2)
TI1A		; Interrupt valid waveform is changed
NOP		
SNZ0		; The SNZ0 instruction is executed (EXF0 flag cleared)
NOP		
:		
<b>x</b> :	these b	its are not used here.

Fig. 20 External 0 interrupt program example-3



#### (5) Notes on External 1 interrupt

① Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21<sup>(1)</sup>) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 21<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 21<sup>(3)</sup>).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	8	; (1XXX2)
TI2A		; Control of INT1 pin input is changed
NOP		
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		3
:		
<b>x</b> :	these b	bits are not used here.

Fig. 21 External 1 interrupt program example-1

② Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

• When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 22<sup>(1)</sup>).

:	
LA	0 ; ( <b>X</b> 0 <b>XX</b> 2)
TK2A	; Input of INT1 key-on wakeup invalid $\oplus$
DI	
EPOF	
POF	; RAM back-up
:	
<b>x</b> :	these bits are not used here.
EPOF POF	

Fig. 22 External 1 interrupt program example-2

#### ③ Note on bit 2 of register I2

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23<sup>(1)</sup>) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23<sup>(3)</sup>).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	12	; (X1XX2)
TI2A		; Interrupt valid waveform is changed
NOP		2
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		3
:		
<b>x</b> :	these b	its are not used here.

Fig. 23 External 1 interrupt program example-3



#### TIMERS


The 4519 Group has the following timers.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

• Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.





The 4519 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 8-bit programmable timer
- Timer 4 : 8-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer (Timers 1, 2, 3, and 4 have the interrupt function, respectively)


Prescaler and timers 1, 2, 3, and 4 can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.




#### Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3, amd 4 count sources	PA
	binary down counter				
Timer 1	8-bit programmable	• Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1
	binary down counter	• Prescaler output (ORCLK)		CNTR0 output	W2
	(link to INT0 input)	• XIN input		Timer 1 interrupt	W5
	(period/pulse width	CNTR0 input			
	measurement function)				
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2
	binary down counter	• Prescaler output (ORCLK)		CNTR0 output	
		Timer 1 underflow		Timer 2 interrupt	
		(T1UDF)			
		• PWM output (PWMOUT)			
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3
	binary down counter	• Prescaler output (ORCLK)		Timer 3 interrupt	
	(link to INT1 input)	Timer 2 underflow			
		(T2UDF)			
		CNTR1 input			
Timer 4	8-bit programmable	• XIN input	1 to 256	Timer 2, 3 count source	W4
	binary down counter	• Prescaler output (ORCLK)		CNTR1 output	
	(PWM output function)			Timer 4 interrupt	
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	







#### Fig. 26 Timer structure (2)

#### Table 10 Timer related registers

	Timer control register PA		at reset : 02	at RAM back-up : 02	W TPAA
PAo	Prescaler control bit	0	Stop (state initialized	ed)	
1°A0		1	Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A	
W13	Timer 1 count auto-stop circuit selection	(	0	Timer 1 count auto-stop circuit not selected			
	bit (Note 2)		1	Timer 1 count auto-	stop circuit selected		
W12	Timer 4 control bit	(	0	Stop (state retained)			
VV 12	Timer 1 control bit		1				
		W11	W10	Count source			
W11		0	0	Instruction clock (IN	ISTCK)		
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)			
W10		1	0	Timer 1 count auto-stop circuit not selected         Timer 1 count auto-stop circuit selected         Stop (state retained)         Operating         Count source         Instruction clock (INSTCK)			
		1	1	CNTR0 input			

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A
W23	CNTR0 output signal selection bit	(	0 Timer 1 underflow signal divided by 2 output		signal divided by 2 output	
	CNTRO output signal selection bit	· ·	1	Timer 2 underflow		
W22	Timer 2 control bit	(	)	Stop (state retained)		
1122			1	Operating		
		W21	W20	Count source		
W21		0	0	System clock (STCK)		
	Timer 2 count source selection bits	0	1	Timer 1 underflow signal divided by 2 output     Timer 2 underflow signal divided by 2 output       Stop (state retained)     Operating       V20     Count source		
W20		1	0	Timer 1 underflow	signal (T1UDF)	
		1	1	PWM signal (PWM	OUT)	

	Timer control register W3		at reset : 00002		at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection		0 Timer 3 count auto-stop circuit not selected			
1000	bit (Note 3)	1		Timer 3 count auto-stop circuit selected		
W32	Timer 2 control bit		)	Stop (state retained)		
VV32	Timer 3 control bit		1 Operating			
		W31	W30	Count source		
W31	Times 2 count course colorition hits	0	0	PWM signal (PWMOUT)	IOUT)	
	Timer 3 count source selection bits	0	1	Prescaler output (0	ORCLK)	
W30		1	0	Timer 2 underflow	signal (T2UDF)	
			1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
 3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").



Timer control register W4		at reset : 00002		at RAM back-up : 00002	R/W TAW4/TW4A
W43	D7/CNTR1 pin function selection bit	0	D7 (I/O) / CNTR1 (	input)	
VV <del>4</del> 3	D//CNTRT pintunction selection bit	1	CNTR1 (I/O) / D7 (	input)	
W42	PWM signal	0	PWM signal "H" interval expansion function invalid		
VV42	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid		
W41	Timer 4 control bit	0	Stop (state retained)		
VV41		1	Operating		
W40	Timer 4 count source selection bit	0	XIN input		
VV40	Timer 4 count source selection bit	1	Prescaler output (0	ORCLK) divided by 2	

	Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used	(	)	This bit has no function, but read/write is enabled.		
			1			
W52	Period measurement circuit control bit	(	C	Stop		
VV32			1	Operating		
		W51	W50	Count source		
W51	Signal for period measurement selection	0	0	On-chip oscillator (	f(RING/16))	
	bits	0	1	CNTR <sub>0</sub> pin input		
W50		1	0	INT0 pin input		
		1	1	Not available		

	Timer control register W6		reset : 00002	at RAM back-up : state retained	R/W TAW6/TW6A	
W63	CNTR1 pin input count edge selection bit	0	Falling edge	•	•	
0003		1	Rising edge			
W62	CNTR0 pin input count edge selection bit	0	Falling edge			
VV02		1	Rising edge			
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto	o-control circuit not selected		
0001	selection bit	1	CNTR1 output auto-control circuit selected			
W60	D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (	D <sub>6</sub> (I/O) / CNTR0 (input)		
000	Do/Charles pin function selection bit	1	CNTR0 (I/O) /D6 (input)			

Note: "R" represents read enabled, and "W" represents write enabled.



#### (1) Timer control registers

#### Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W3

Register W3 controls the selection of the count operation and count source of timer 3 count auto-stop circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the D7/CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the period measurement circuit and target signal for period measurement. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

Timer control register W6

Register W6 controls the count edges of CNTR0 pin and CNTR1 pin, selection of CNTR1 output auto-control circuit and the D6/ CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A.

# (2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

② set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, and 4 count sources.

# (3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and

3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".

The period measurement circuit starts operating by setting bit 2 of register W5 to "1" and timer 1 is used to count the one-period of the target signal for the period measurement. In this time, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.



## (4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

① set data in timer 2,

② select the count source with the bits 0 and 1 of register W2, and
③ set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

## (5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

set data in timer 3

2 set count source by bits 0 and 1 of register W3, and

 $\ensuremath{\textcircled{3}}$  set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

## (6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows.

Timer 4 starts counting after the following process;

① set data in timer 4

2 set count source by bit 0 of register W4, and

3 set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

The PWM signal generated by timer 4 can be output from CNTR1 pin by setting bit 3 of the timer control register W4 to "1".

Timer 4 can control the PWM output to CNTR1 pin with timer 3 by setting bit 1 of the timer control register W6 to "1".



## (7) Period measurement function (Timer 1, period measurement circuit)

Timer 1 has the period measurement circuit which performs timer count operation synchronizing with the one cycle of the signal divided by 16 of the on-chip oscillator, D6/CNTR0 pin input, or P30/INT0 pin input (one cycle, "H", or "L" pulse width at the case of a P30/INT0 pin input).

When the target signal for period measurement is set by bits 0 and 1 of register W5, a period measurement circuit is started by setting the bit 2 of register W5 to "1".

Then, if a XIN input is set as the count source of a timer 1 and the bit 2 of register W1 is set to "1", timer 1 starts operation.

Timer 1 starts operation synchronizing with the falling edge of the target signal for period measurement, and stops count operation synchronizing with the next falling edge (one-period generation circuit).

When selecting D6/CNTR0 pin input as target signal for period measurement, the period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register W6 to "1".

When selecting P30/INT0 pin input as target signal for period measurement, period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register I1 to "1". A timer 1 interrupt request flag (T1F) is set to "1" after completing measurement operation.

When a period measurement circuit is set to be operating, timer 1 interrupt request flag (T1F) is not set by timer 1 underflow signal, but turns into a flag which detects the completion of period measurement.

In addition, a timer 1 underflow signal can be used as timer 2 count source.

Once period measurement operation is completed, even if period measurement valid edge is input next, timer 1 is in a stop state and measurement data is held.

When a period measurement circuit is used again, stop a period measurement circuit at once by setting the bit 2 of register W5 to "0", and change a period measurement circuit into a state of operation by setting the bit 2 of register W5 to "1" again.

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 27<sup>(1)</sup>) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 27<sup>(2)</sup>). Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 27<sup>(3)</sup>).

:	
LA 0	; (X0XX2)
TV1A	; The SNZT1 instruction is valid $\dots \dots \oplus$
LA 0	; (X0XX2)
TW5A	; Period measurement circuit stop
NOP	
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	3
:	
X : these	e bits are not used here.

Fig. 27 Period measurement circuit program example

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

# (8) Pulse width measurement function (timer 1, period measurement circuit)

A period measurement circuit can measure "H" pulse width (from rising to falling) or "L" pulse width (from falling to rising) of P30/ INTO pin input (pulse width measurement function) when the following is set;

• Set the bit 0 of register W5 to "0", and set a bit 1 to "1" (target for period measurement circuit: 30/INT0 pin input).

• Set the bit 1 of register I1 to "1" (INT0 pin edge detection circuit: both edges detection)

The measurement pulse width ("H" or "L") is decided by the period measurement circuit and the P30/INT0 pin input level at the start time of timer operation.

At the time of the start of a period measurement circuit and timer operation, "L" pulse width (from falling to rising) when the input level of P30/INT0 pin is "H" or "H" pulse width (from rising to falling) when its level is "L" is measured.

When the input of P30/INT0 pin is selected as the target for measurement, set the bit 3 of register I1 to "1", and set the input of INT0 pin to be enabled.



# (9) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit 110 or 120 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

## (10) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

## (11) Timer input/output pin (D6/CNTR0 pin, D7/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4.

The D6/CNTR0 pin function can be selected by bit 0 of register W6. The selection of D7/CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising or falling waveform of CNTR0 input. The count edge is selected by the bit 2 of register W6.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising or falling waveform of CNTR1 input. The count edge is selected by the bit 3 of register W6.

# (12) PWM output function (D7/CNTR1, timer 3, timer 4)

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin.

When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H. When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to "0" to stop timer 4 while the PWM output function is used, avoid a timing when timer 4 underflows.

Rev.3.01 2005.06.15 page 39 of 160 REJ03B0007-0301



## (13) Timer interrupt request flags (T1F, T2F, T3F, T4F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction. The timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

## (14) Precautions

Note the following for the use of timers.

• Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

• Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

• Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

• Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

• Timer 4

In order to stop timer 4 while the PWM output function is used, avoid a timing when timer 4 underflows.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

#### • Period measurement function

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and

then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 28<sup>(1)</sup>) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit. In addition, execute the SNZT1 instruction to clear the T1F flag

after executing at least one instruction (refer to Figure 28<sup>2</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 28<sup>(3)</sup>).

LA 0	; (X0XX2)
TV1A	; The SNZT1 instruction is valid1
LA 0	; (X0XX2)
TW5A	; Period measurement circuit stop
NOP	
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	
:	

Fig. 28 Period measurement circuit program example

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.



• Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after Prescaler, Timer 1, Timer 2 and Timer 3 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 29 Timer count start timing and count time when operation starts (Prescaler, Timer 1, Timer 2 and Timer 3)

• Timer 4 count start timing and count time when operation starts Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 4 operations start (1).

Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 30 Timer count start timing and count time when operation starts (Timer 4)



CNTR1 output: invalid (W4	3 = "0")	
Timer 4 count source		
Timer 4 count value	0316 X021 x011 x 001 x 031 x 021 x 011 x 031 x 021 x 011 x 031 x 021 x 011 x 031 x 03	(001)
(Reload	$(R4L) \qquad \uparrow \qquad $	
register) Timer 4 underflow signal	(R4L) (R4L) (R4L) (R4L)	
niner 4 undernow signal		
PWM signal (output invalid)		
	PWM signal "I       Timer 4 start       fixed	L"
CNTR1 output: valid (W43 : PWM signal "H" interval ex	= "1") «tension function: invalid (W42 = "0")	
Timer 4 count source		
Timer 4 count value	0316 021001100016202100116001620210011000162021001100012021601100016202100110001620210	(011
(Reload register)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1)
Timer 4 underflow signal		,
PWM signal	→ 3 clock → 3 clock → 1 Timer 4 start → PWM period 7 clock → PWM perio	
<ul> <li>CNTR1 output: valid (W4 PWM signal "H" interval</li> </ul>	43 = "1") extension function: valid (W42 = "1") (Note)	
Timer 4 count source		
Timer 4 count value	0316 20216 0016 0216 0016 0316 00216 0016 0016 0216 0016 0216 0016 0316 0216 0016 0316 0016	02
(Reload register)	(R4L) <b>† † † † † †</b> (R4H) (R4L)	<b>†</b> (R4
Timer 4 underflow signal		Ĺ,
PWM signal		
	Timer 4 start PWM period 7.5 clock PWM period 7.5 clock PWM period 7.5 clock	
lote: At PWM signal "H" inte	erval extension function: valid, set "0116" or more to reload register R4H.	



CNTR1 output auto-control circuit by tim	ner 3 is selected.		
<ul> <li>CNTR1 output: valid (W43 = "1")</li> <li>CNTR1 output auto-control circuit</li> </ul>			
PWM signal		ບບບບບບບບບບບບບບບບບບບ	אטטטעטער
Timer 3 underflow signal	ħ	hh	<u>1</u>
† T CNTR1 output	Timer 3 start		
<ul> <li>CNTR1 output auto-control funct</li> </ul>	lion		
PWM signal Timer 3 underflow signal			
<b>↑</b> ⊤	Timer 3 start		Timer 3
Register W61			3
CNTR1 output			
	CNTR1 output start		CNTR1 output stop
the CNTR1 output invalid sta	ate is retained. ito-control function is set to be ie is retained.	invalid while the CNTR1 output is invalid while the CNTR1 output is function becomes invalid.	

Fig. 32 CNTR1 output auto-control function by timer 3



Timer 4 count start timir	ng			
Machine cycle <u>Mi</u>				
Machine cycle <u>Mi</u>				
	Mi-	+1	X	Mi+2
	TW4A instruction exec	cution cycle (W41	) ← 1	
System clock f(STCK)=f(XIN)/4		• L		
XIN input				
(count source selected)				
Register W41				
Timer 4 count value	0316	 X0216	0116 0016 0210	\$ 0116X0016X0316X0216X011
(Reload register)	(R4L)		<b>↑</b> (R	4H) <b>(</b> R4L)
Timer 4 underflow signal				
, , , , , , , , , , , , , , , , , , ,				
PWM signal				
		I Imer 4	count start t	iming
—Timer 4 count stop timing— Machine cycle Mi	Mi+1		Х	Mi+2
· · · · · · · · · · · · · · · · · · ·			<b>X</b> ) ← 0	Mi+2
· · · · · · · · · · · · · · · · · · ·	Mi+1 TW4A instruction exec		<b>X</b> ) ← 0	Mi+2
Machine cycle <u>Mi</u>			× ) ← 0 1.1.1.1	
Machine cycle <u>Mi</u> System clock f(STCK)=f(XIN)/4 XIN input			X ) ← 0 1_11_1	
Machine cycle <u>Mi</u> System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W41 Timer 4 count value (021)(0116)(001)			× ) ← 0 1_11_1	
Machine cycle <u>Mi</u> System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W41			) ← 0 ] ← 1	
Machine cycle <u>Mi</u> System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W41 Timer 4 count value (Reload register) Timer 4			× 0 ) ← 0 1 1 1 1 1	
Machine cycle <u>Mi</u> System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W41 Timer 4 count value (Reload register) Timer 4 underflow signal		2ution cycle (W41	× ) ← 0 1 1 1 1 1	
Machine cycle <u>Mi</u> System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W41 Timer 4 count value (Reload register) Timer 4			) ← 0 ]	



## WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the  $\overrightarrow{\text{RESET}}$  pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- watchdog reset signal is output.
- (5) The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 34 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 35).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 36). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

WRST	; WDF1 flag cleared
DI DWDT WRST	; Watchdog timer function enabled/disabled ; WEF and WDF1 flags cleared

Fig. 35 Program example to start/stop watchdog timer
--

:	
WRST	; WDF1 flag cleared
NOP	
DI	; Interrupt disabled
EPOF	; POF instruction enabled
POF	
$\downarrow$	
Oscillation	stop
:	
•	

Fig. 36 Program example to enter the mode when using the watchdog timer




## A/D CONVERTER (Comparator)

The 4519 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

#### Table 11 A/D converter characteristics

14010 11740 00111						
Parameter	Characteristics					
Conversion format	Successive comparison method					
Resolution	10 bits					
Relative accuracy	Linearity error: $\pm 2LSB$ (2.7 V $\leq$ VDD $\leq 5.5V$ )					
	Differential non-linearity error:					
	$\pm 0.9$ LSB (2.2 V $\leq$ VDD $\leq$ 5.5V)					
Conversion speed	31 $\mu$ s (f(XIN) = 6 MHz, STCK = f(XIN) (XIN through-mode), ADCK = INSTCK/6)					
Analog input pin	8					



 2: Writing/reading data to the comparator register is possible only in the comparator mode (Q13=1). The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 37 A/D conversion circuit structure

## Table 12 A/D control registers

	A/D control register Q1		at reset : 00002		t : 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A
Q13 A/D operation mode selection bit		A/D	) con	versi	on mode		
<u>a</u> lo			mpar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12		0	0	0	AINO		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11		0	1	1	Аімз		
			0	0	AIN4		
			0	1	Ain5		
Q10		1	1	0	Ain6		
		1	1	1	Ain7		

A/D control register Q2		at	reset : 00002	at RAM back-up : state retained	R/W TAQ2/TQ2A
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/AIN7	0 P40, P41, P42, P43		3	
Q23	pin function selection bit	1 AIN4, AIN5, AIN6, AIN7			
Q22		0	P62, P63		
QZZ	Q22 P62/AIN2, P63/AIN3 pin function selection bit		AIN2, AIN3		
024	Q21 P61/AIN1 pin function selection bit		P61		
QZI			AIN1		
020	Q20 P60/AIN0 pin function selection bit		P60		
Q20			AINO		

	A/D control register Q3		at	reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	0		This bit has no fun	ction, but read/write is enabled.	
Q32	A/D converter exerction clock collection bit	0		Instruction clock (II	NSTCK)	
Q32	Q32 A/D converter operation clock selection bit		1	On-chip oscillator (	(f(RING))	
		Q31 Q30			Division ratio	
Q31	Q31 A/D converter operation clock division ratio selection bits		0	Frequency divided	by 6	
			1	Frequency divided	by 12	
Q30			0	Frequency divided	by 24	
		1	1	Frequency divided	by 48	

Note: "R" represents read enabled, and "W" represents write enabled.



## (1) A/D control register

#### A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

• A/D control register Q2

Register Q2 controls the selection of P40/AIN4–P43/AIN7, P60/ AIN0–P63/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

• A/D control register Q3

Register Q3 controls the selection of A/D converter operation clock. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

## (2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

## (3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage  $V_{ref}$  generated from the built-in D/A converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref  $V_{ref} = \frac{V_{DD}}{1024} \times n$ n: The value of register AD (n = 0 to 1023)

## (4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

## (6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- 0 When the A/D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN.
- ③ When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4519 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 2 machine cycles + A/D conversion clock (31  $\mu$ s when f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/ 6) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 38).

#### Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 0 <u>VDD</u> 2
2nd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
3rd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
After 10th comparison	A/D conversion result VDD + + VDD
completes	*1     *2     *3      *8     *9     *A     2     ±     ±     ±       1024

\*1: 1st comparison result

\*2: 2nd comparison result

\*3: 3rd comparison result\*9: 9th comparison result


\*8: 8th comparison result

\*A: 10th comparison result



## (7) A/D conversion timing chart

Figure 38 shows the A/D conversion timing chart.





## (8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P60/AIN0 pin is A/D converted, and the highorder 4 bits of the converted data are stored in address M(Z, X, Y)= (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

Instruction clock/6 is selected as the A/D converter operation clock.

- ① Select the AINO pin function with the bit 0 of the register Q2. Select the AINO pin function and A/D conversion mode with the register Q1. Also, the instruction clock divided by 6 is selected with the register Q3. (refer to Figure 39)
- 2 Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- ④ Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- <sup>(5)</sup> Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ⑥ Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- $\odot$  Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).
- $\$  Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 39 Setting registers



## (9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

## (10) Comparator register

In comparator mode, the built-in D/A comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage Vref generated by the built-in D/A converter can be determined from the following formula:

Logic value of comparison voltage Vref

 $V_{ref} = \frac{V_{DD}}{256} \times n$ 

n: The value of register AD (n = 0 to 255)

## (11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 2 machine cycles + A/D conversion clock f(ADCK) 1 clock after it has started (4  $\mu$ s at f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

## (13) Notes for the use of A/D conversion

#### TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

#### • Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 40 Comparator operation timing chart

## (14) Definition of A/D converter accuracy

- The A/D conversion accuracy is defined below (refer to Figure 41).
- · Relative accuracy
  - 1) Zero transition voltage (VoT)
    - This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."
  - 2 Full-scale transition voltage (VFST)
  - This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."
  - 3 Linearity error
    - This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.
  - ④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

- Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)
- 1LSB at relative accuracy  $\rightarrow \frac{VFST-V0T}{1022}$  (V)

• 1LSB at absolute accuracy 
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 41 Definition of A/D conversion accuracy

## SERIAL INTERFACE

The 4519 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

- Serial I/O consists of;
- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer. The pin functions of the serial I/O pins can be set with the register J1.

#### Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O
P20/SCK	Clock I/O (Scк)
P21/SOUT	Serial data output (SOUT)
P22/SIN	Serial data input (SIN)

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of P20, P21, P22 are valid.




Fig. 42 Serial I/O structure

#### Table 15 Serial I/O control register

	Serial I/O control register J1		at reset : 00002		at RAM back-up : state retained	R/W TAJ1/TJ1A
		J13	J12	Synchronous clock		
J13		0	0	Instruction clock (II	Instruction clock (INSTCK) divided by 8	
	Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	Instruction clock (INSTCK) divided by 4	
J12		1	0	Instruction clock (II	Instruction clock (INSTCK) divided by 2	
			1	External clock (SCI	( input)	
			J10		Port function	
J11	Serial I/O port function selection bits	0	0	P20, P21, P22 selected/SCK, SOUT, SIN not selected		
		0	1	SCK, SOUT, P22 se	ected/P20, P21, SIN not selected	
J10			0	SCK, P21, SIN selec	cted/P20, SOUT, P22 not selected	
			1	SCK, SOUT, SIN sel	ected/P20, P21,P22 not selected	

Note: "R" represents read enabled, and "W" represents write enabled.




Fig. 43 Serial I/O register state when transferring

## (1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI.

During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the Sck pin.

## (2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial I/O transmission/reception is started.

## (4) Serial I/O control register J1

Register J1 controls the synchronous clock, P20/SCK, P21/SOUT and P22/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.



## (5) How to use serial I/O

Figure 44 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the wiring between each pin with a resistor. Figure 44 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 44 Serial I/O connection example






Fig. 45 Timing of serial I/O data transfer



#### Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)
[Initial setting]	[Initial setting]
• Setting the serial I/O mode register J1 and inter- rupt control register V2 shown in Figure 44.	• Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 44.
TJ1A and TV2A instructions	TJ1A and TV2A instructions
• Setting the port received the reception enable signal (SRDY) to the input mode.	• Setting the port transmitted the reception enable signal (SRDY) and outputting "H" level (reception impossible).
(Port D3 is used in this example)	(Port D3 is used in this example)
SD instruction	SD instruction
* [Transmission enable state]	*[Reception enable state]
• Storing transmission data to serial I/O register SI.	• The SIOF flag is cleared to "0."
TSIAB instruction	SST instruction
	"L" level (reception possible) is output from port D3.
	RD instruction
[Transmission]	[Reception]
<ul> <li>Check port D3 is "L" level.</li> </ul>	
SZD instruction	
Serial transfer starts.	
SST instruction	
•Check transmission completes.	• Check reception completes.
SNZSI instruction	SNZSI instruction
•Wait (timing when continuously transferring)	• "H" level is output from port D3.
	SD instruction
	[Data processing]

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from \*. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally be-

cause serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."



## **RESET FUNCTION**

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.





Fig. 46 Reset release timing





## (1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V until the value of supply voltage reaches the minimum operating voltage must be set to 100  $\mu$ s or less. If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 48 Structure of reset pin and its peripherals,, and power-on reset operation

#### Table 1 Port state at reset

Name	Function	State
D0-D5	D0-D5	High-impedance (Notes 1, 2)
D6/CNTR0	D6	High-impedance (Notes 1, 2)
D7/CNTR1	D7	High-impedance (Notes 1, 2)
P00-P03	P00-P03	High-impedance (Notes 1, 2, 3)
P10–P13	P10-P13	High-impedance (Notes 1, 2, 3)
Р20/SCK, Р21/SOUT, Р22/SIN	P20-P22	High-impedance (Note 1)
P30/INT0, P31/INT1, P32, P33	P30-P33	High-impedance (Note 1)
P40/AIN4-P43/AIN7	P40-P43	High-impedance (Note 1)
P50-P53	P50-P53	High-impedance (Notes 1, 2)
P60/AIN0-P63/AIN3	P60-P63	High-impedance (Note 1)

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.

## (2) Internal state at reset

Figure 49 and 50 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	
External 0 interrupt request flag (EXF0)	
External 1 interrupt request flag (EXF1)	
Interrupt control register V1	
Interrupt control register V2	
Interrupt control register 11	
Interrupt control register I2	
Timer 1 interrupt request flag (T1F)	
Timer 2 interrupt request flag (T2F)	
Timer 3 interrupt request flag (T3F)	
Timer 4 interrupt request flag (T4F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
Timer control register W1	
Timer control register W2	
Timer control register W3	
Timer control register W4	
Timer control register W5	
Timer control register W6	
Clock control register MR	
Clock control register RG	
Serial I/O transmit/receive completion flag (SIOF)	
Serial I/O mode register J1	
	serial I/O port not selected)
Serial I/O register SI	. ,
• A/D conversion completion flag (ADF)	
A/D control register Q1	
• A/D control register Q2	
A/D control register Q3	
Successive comparison register AD	
Comparator register	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
	"X" represents undefined.

Fig. 49 Internal state at reset 1



Port output structure control register FR0	
Port output structure control register FR1	
• Port output structure control register FR2	
• Port output structure control register FR3	
Carry flag (CY)	
Register A	
Register B	
Register D	x x
Register E	
Register X	
Register Y	
Register Z	
Stack pointer (SP)	
Operation source clock	On-chip oscillator (operatin
Ceramic resonator circuit	St
RC oscillation circuit	St
Quartz-crystal oscillation circuit	St

"X" represents undefined.

Fig. 50 Internal state at reset 2



## **VOLTAGE DROP DETECTION CIRCUIT**

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 51 Voltage drop detection reset circuit




Fig. 52 Voltage drop detection circuit operation waveform

#### Table 17 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At RAM back-up	
"L"	Invalid	Invalid	
"H"	Valid	Valid	



## **RAM BACK-UP MODE**

The 4519 Group has the RAM back-up mode.

When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 18 shows the function and states retained at RAM back-up. Figure 53 shows the state transition.

## (1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the RAM back-up flag (P) with the SNZP instruction.

## (2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

## (3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- · reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- · voltage drop detection circuit detects the voltage drop, or

SRST instruction is executed.

In this case, the P flag is "0."

#### Table 18 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	
carry flag (CY), stack pointer (SP) (Note 2)	×
Contents of RAM	0
Interrupt control registers V1, V2	×
Interrupt control registers I1, I2	0
Selection of oscillation circuit	0
Clock control register MR	×
Timer 1 function	(Note 3)
Timer 2 function	(Note 3)
Timer 3 function	(Note 3)
Timer 4 function	(Note 3)
Watchdog timer function	X (Note 4)
Timer control register PA, W4	×
Timer control registers W1 to W3, W5, W6	0
Serial I/O function	×
Serial I/O mode register J1	0
A/D conversion function	×
A/D control registers Q1 to Q3	0
Voltage drop detection circuit	O (Note 5)
Port level	0
Key-on wakeup control register K0 to K2	0
Pull-up control registers PU0, PU1	0
Port output direction registers FR0 to FR3	0
External 0 interrupt request flag (EXF0)	×
External 1 interrupt request flag (EXF1)	×
Timer 1 interrupt request flag (T1F)	(Note 3)
Timer 2 interrupt request flag (T2F)	(Note 3)
Timer 3 interrupt request flag (T3F)	(Note 3)
Timer 4 interrupt request flag (T4F)	(Note 3)
A/D conversion completion flag (ADF)	×
Serial I/O transmission/reception completion flag	×
(SIOF)	
Interrupt enable flag (INTE)	×
Watchdog timer flags (WDF1, WDF2)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM

back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

3: The state of the timer is undefined.

- 4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.
- 5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.



## (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 19 shows the return condition for each return source.

## (5) Related registers

• Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

• Key-on wakeup control register K1

Register K1 controls the return condition and valid waveform/ level selection for port P0. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K1 to register A.

Key-on wakeup control register K2

Register K2 controls the INT0 and INT1 key-on wakeup functions and return condition function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A. • Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

• Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU0 to register A.

• External interrupt control register I1

Register I1 controls the valid waveform of external 0 interrupt, input control of INT0 pin, and return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.


• External interrupt control register I2


Register I2 controls the valid waveform of external 1 interrupt, input control of INT1 pin, and return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.


R	Return source Return condition		Remarks
signal		"L" level input, or rising edge	The key-on wakeup function can be selected with 2 port units. Select the re- turn level ("L" level or "H" level), and return condition (return by level or edge) with the register K1 according to the external state before going into the RAM back-up state.
akeup si	Ports P10-P13	Return by an external "L" level input.	The key-on wakeup function can be selected with 2 port units. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
External wakeup	INTO INT1	"L" level input, or rising edge	Select the return level ("L" level or "H" level) with the registers I1 and I2 ac- cording to the external state, and return condition (return by level or edge) with the register K2 before going into the RAM back-up state.
		The external interrupt request flags (EXF0, EXF1) are not set.	

#### Table 19 Return source and return condition









Cold start

Fig. 54 Set source and clear source of the P flag



Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W TAK0/TK0A
KOa	K03 Pins P12 and P13 key-on wakeup		Key-on wakeup not used		
KU3	control bit	1	Key-on wakeup use	ed	
KOo	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used	
K02	control bit	1	Key-on wakeup use	ed	
K01	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used	
<b>K</b> U1	control bit	1	Key-on wakeup use	ed	
KOa	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not	used	
K00	control bit	1	Key-on wakeup use	ed	
	Key-on wakeup control register K1	at	reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A
K13	Ports P02 and P03 return condition selection	0	Return by level		
<b>K</b> 13	bit	1	Return by edge		
K12	Ports P02 and P03 valid waveform/	0	Falling waveform/"L" level		
R12	level selection bit	1	Rising waveform/"H" level		
K11	Ports P01 and P00 return condition selection	0	Return by level		
<b>K</b> 11	bit	1	Return by edge		
K10	Ports P01 and P00 valid waveform/	0	Falling waveform/"L" level		
K10	level selection bit	1	Rising waveform/"H	l" level	
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2A
K23	INT1 pin return condition selection bit	0	Return by level		
1123	INT PIN return condition selection bit	1	Return by edge		
K22	K22 INT1 pin key-on wakeup contro bit		Key-on wakeup not used		
1\22	INT I pill key-on wakeup contro bit	1	Key-on wakeup used		
K21	INTO pip return condition selection bit	0	Return by level		
1\21	K21 INT0 pin return condition selection bit		Return by edge		
K20	INT0 pin key-on wakeup contro bit	0	Key-on wakeup not	used	
r\zu		1	Key-on wakeup use	ed	

## Table 20 Key-on wakeup control register, pull-up control register

Note: "R" represents read enabled, and "W" represents write enabled.



Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W TAPU0/ TPU0A
PU03	P03 pin pull-up transistor	0	Pull-up transistor OFF		
F003	control bit	1	Pull-up transistor O	Ν	
PU02	P02 pin pull-up transistor	0	Pull-up transistor OFF		
F002	control bit	1	Pull-up transistor O	Ν	
PU01	P01 pin pull-up transistor	0	Pull-up transistor O	FF	
P001	control bit	1	Pull-up transistor ON		
PU00	P00 pin pull-up transistor	0	Pull-up transistor O	FF	
P000	control bit	1	Pull-up transistor O	N	
	Pull-up control register PU1		reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A
PU13	P13 pin pull-up transistor	0	Pull-up transistor OFF		
P013	control bit	1	Pull-up transistor ON		
DUA	P12 pin pull-up transistor	0	Pull-up transistor OFF		
PU12	PU12 control bit		Pull-up transistor ON		
	P11 pin pull-up transistor		Pull-up transistor O	FF	
PU11	control bit	1	Pull-up transistor ON		
DUA	P10 pin pull-up transistor	0	Pull-up transistor OFF		
PU10	control bit	1	Pull-up transistor O	Ν	

## Table 21 Key-on wakeup control register, pull-up control register

Note: "R" represents read enabled, and "W" represents write enabled.



## **CLOCK CONTROL**

- The clock control circuit consists of the following circuits.
- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 56 shows the structure of the clock control circuit.

The 4519 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4519 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation start/stop of on-chip oscillator is controlled by register RG.

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once.

The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.




Fig. 56 Clock control circuit structure



## (1) Main clock generating circuit (f(XIN))

The ceramic resonator, RC oscillation or quartz-crystal oscillator can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. When the quartz-crystal oscillator is used, execute the CYCK instruction. The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the CMCK, CRCK or CYCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK, CRCK or CYCK instruction is not executed in program, this MCU operates by the on-chip oscillator.




Fig. 57 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation



## (2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator, RC oscillator or quartz-crystal oscillation, leave XIN pin and XOUT pin open (Figure 58).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that the margin of frequencies when designing application products.

## (3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 59).

## (4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 60).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

## (5) Quartz-crystal oscillator

When a quartz-crystal oscillator is used as the main clock (f(XIN)), connect this external circuit and a quartz-crystal oscillator to pins XIN and XOUT at the shortest distance. Then, execute the CYCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 61).

## (6) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation starts to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k $\Omega$  or more resistor to XIN pin in series to limit of current by competitive signal.




Fig. 58 Handling of XIN and XOUT when operating on-chip oscillator







Fig. 59 Ceramic resonator external circuit












Fig. 62 External clock input circuit



## (7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

## Table 22 Clock control registers

# In addition, the TAMR Register MR to Register MR to

(8) Clock control register RG

Clock control register MR		at reset : 11112			at RAM back-up : 11112	R/W TAMR/ TMRA
MR3	- Operation mode selection bits	MR3	MR2	Operation mode		
		0	0	Through mode (frequency not divided)		
		0	1	Frequency divided by 2 mode		
MR2		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided by 8 mode		
MR1	Main clock f(XIN) oscillation circuit control bit	0		Main clock (f(XIN)) oscillation enabled		
		1		Main clock (f(XIN)) oscillation stop		
MR0	System clock oscillation source selection bit	0		Main clock (f(XIN))		
		1 Main clock (f(RING))				

Clock control register RG		at reset : 02		at RAM back-up : 02	W TRGA
RG0	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled		
KG0		1	On-chip oscillator (	f(RING)) oscillation stop	

Note: "R" represents read enabled, and "W" represents write enabled.

## **ROM ORDERING METHOD**

1.Mask ROM Order Confirmation Form\* 2.Mark Specification Form\*

3. Data to be written to ROM ..... one floppy disk.

\*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).

Rev.3.01 2005.06.15 page 71 of 160 REJ03B0007-0301



## LIST OF PRECAUTIONS

#### 1 Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1  $\mu F)$  between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and

• use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k $\Omega$  (connect this resistor to CNVss/ VPP pin as close as possible).

#### ② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

#### 3 Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

#### ④ Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

#### ⑤ Multifunction

- The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- The input of ports P20–P22 can be used even when SIN, SOUT and SCK are selected.
- The input/output of D6 can be used even when CNTR0 (input) is selected.
- The input of D6 can be used even when CNTR0 (output) is selected.
- The input/output of D7 can be used even when CNTR1 (input) is selected.
- The input of D7 can be used even when CNTR1 (output) is selected.

#### 6 Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

#### ⑦ Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

#### 8 Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

#### Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

#### <sup>(i)</sup>Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

#### 1 Timer 4

In order to stop timer 4 while the PWM output function is used, avoid a timing when timer 4 underflows.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.



<sup>12</sup>Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up state, and stop the watchdog timer function.
- When the watchdog timer function and RAM back-up function are used at the same time, execute the WRST instruction before system enters into the RAM back-up state and initialize the flag WDF1.

<sup>®</sup> Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after Prescaler, Timer 1, Timer 2 and Timer 3 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 63 Timer count start timing and count time when operation starts (Prescaler, Timer 1, Timer 2 and Timer 3)

<sup>(a)</sup>Timer 4 count start timing and count time when operation starts Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 4 operations start (1).

Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 64 Timer count start timing and count time when operation starts (Timer 4)



### <sup>(1)</sup> Period measurement circuit

When a period measurement circuit is used, clear bit 0 of register 11 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 65<sup>(1)</sup>) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 65<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 65<sup>(3)</sup>).

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.

:	
LA 0	; (X0XX2)
TV1A	; The SNZT1 instruction is valid $\dots \dots \oplus$
LA 0	; (X0XX2)
TW5A	; Period measurement circuit stop
NOP	
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	
:	

Fig. 65 Period measurement circuit program example



### B P30/INT0 pin

• Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 66 ①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 66 <sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 66 ③).

:	
LA 4	; ( <b>XXX</b> 02)
TV1A	; The SNZ0 instruction is valid ${f I}$
LA 8	; (1 <b>XXX</b> 2)
TI1A	; Control of INT0 pin input is changed
NOP	
SNZ0	; The SNZ0 instruction is executed
	(EXF0 flag cleared)
NOP	3
:	X : these bits are not used here.

Fig. 66 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

 When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 67<sup>(1)</sup>).

:	
LA 0	; ( <b>XXX</b> 02)
TK2A	; Input of INT0 key-on wakeup invalid ①
DI	
EPOF	
POF	; RAM back-up
:	
X : these	e bits are not used here.

Fig. 67 External 0 interrupt program example-2

#### Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

• Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 68<sup>(1)</sup>) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 68<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 68<sup>3</sup>).

:		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid
LA	12	; (X1XX2)
TI1A		; Interrupt valid waveform is changed
NOP		2
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		3
:		
<b>x</b> :	these b	bits are not used here.

Fig. 68 External 0 interrupt program example-3



### 1 P31/INT1 pin

• Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 69<sup>(1)</sup>) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 69<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 69<sup>3</sup>).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	8	; (1XXX2)
TI2A		; Control of INT1 pin input is changed
NOP		
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		3
:		
<b>x</b> :	these b	bits are not used here.

Fig. 69 External 1 interrupt program example-1

• Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

 When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 70<sup>(1)</sup>).

:	
LA 0	; (X0XX2)
TK2A	; Input of INT1 key-on wakeup invalid ①
DI	
EPOF	
POF	; RAM back-up
:	
X : the	se bits are not used here.

Fig. 70 External 1 interrupt program example-2

### Note on bit 2 of register I2

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 71<sup>(1)</sup>) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 71<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 71<sup>(3)</sup>).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	12	; (X1XX2)
TI2A		; Interrupt valid waveform is changed
NOP		
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		
:		
<b>X</b> :	these	bits are not used here.


Fig. 71 External 1 interrupt program example-3



### <sup>18</sup>A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.

:	
LA 8	; ( <b>X</b> 0 <b>XX</b> 2)
TV2A	; The SNZAD instruction is valid ${f I}$
LA 0	; (0 <b>XXX</b> 2)
TQ1A	; Operation mode of A/D converter is changed from comparator mode to A/D conversion mode.
SNZAD	
NOP	
	X : these bits are not used here.



#### 19 A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01  $\mu$ F to 1  $\mu$ F) to analog input pins (Figure 73).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 74. In addition, test the application products sufficiently.





Fig. 73 Analog input external circuit example-1



### Fig. 74 Analog input external circuit example-2

### <sup>10</sup> POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

### Program counter

Make sure that the PC does not specify after the last page of the built-in ROM.

#### 2 Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the value of supply voltage or more must be set to 100  $\mu s$  or less. If the rising time exceeds 100  $\mu s$ , connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

### Clock control

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING)) or f(XIN) selected for the system clock cannot be stopped.

### 

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the margin of frequencies of the on-chip oscillator clock.



### <sup>65</sup> External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k $\Omega$  or more resistor to XIN pin in series to limit of current by competitive signal.

Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

### Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



## **CONTROL REGISTERS**

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W TAV1/TV1A		
\/12	V13 Timer 2 interrupt enable bit		Interrupt disabled	(SNZT2 instruction is valid)			
V13			Interrupt enabled (	SNZT2 instruction is invalid)			
1/10	V12 Timer 1 interrupt enable bit		Interrupt disabled	(SNZT1 instruction is valid)			
V I Z			Interrupt enabled (	SNZT1 instruction is invalid)			
1/14	V11 External 1 interrupt enable bit		Extornal 1 interrupt enable hit	0	Interrupt disabled	(SNZ1 instruction is valid)	
VII			Interrupt enabled (	SNZ1 instruction is invalid)			
1/10	V10 External 0 interrupt enable bit		Interrupt disabled	(SNZ0 instruction is valid)			
VIU			Interrupt enabled (	SNZ0 instruction is invalid)			

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A		
1/05	23 Serial I/O interrupt enable bit		Interrupt disabled	(SNZSI instruction is valid)			
V23			Interrupt enabled (	SNZSI instruction is invalid)			
) (O-	/22 A/D interrupt enable bit		A/D interrupt enable hit		Interrupt disabled	(SNZAD instruction is valid)	
V22			Interrupt enabled (	SNZAD instruction is invalid)			
1/0	Timer 4 interrupt enable bit	0	Interrupt disabled	(SNZT4 instruction is valid)			
V21	V21 Inner 4 Interrupt enable bit		Interrupt enabled (	SNZT4 instruction is invalid)			
1/0-	Timer 3 interrupt enable bit	0	Interrupt disabled	(SNZT3 instruction is valid)			
V20		1	Interrupt enabled (	SNZT3 instruction is invalid)			

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A		
113	112 INTO pip input control bit (Note 2)		INT0 pin input control bit (Note 2) 0 INT0 pin input disabled		abled		
113		1	INT0 pin input ena	bled			
110	I12 Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)		0 Falling waveform/"L" level ("L" level is recognized with the SNZ instruction)		the SNZI0		
112			Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI0		
114	I11 INT0 pin edge detection circuit control bit		INTO pip adda dataction airquit control hit	0	One-sided edge de	etected	
			Both edges detect	ed			
110	INT0 pin Timer 1 count start synchronous	0	Timer 1 count star	t synchronous circuit not selected			
110	circuit selection bit		Timer 1 count star	t synchronous circuit selected			

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A		
120	I23 INT1 pin input control bit (Note 2)		0 INT1 pin input disabled				
123			INT1 pin input ena	bled			
		0	Falling waveform/"L" level ("L" level is recognized with the SNZI1		the SNZI1		
122	Interrupt valid waveform for INT1 pin/	0	instruction)				
122	return level selection bit (Note 2)	return level selection bit (Note 2)	1	Rising waveform/"	H" level ("H" level is recognized with	the SNZI1	
			instruction)				
124	I21 INT1 pin edge detection circuit control bit		INT1 nin adapt datastion sizewit control bit	0	One-sided edge de	etected	
121			Both edges detect	ed			
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count star	t synchronous circuit not selected			
120	circuit selection bit		Timer 3 count star	t synchronous circuit selected			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".



	Clock control register MR		at	reset : 11112	at RAM back-up : 11112	R/W TAMR/ TMRA	
	MR3 Operation mode selection bits MR2	MRз	MR2		Operation mode		
MR3		0	0	Through mode (free	quency not divided)		
		0	1	Frequency divided by 2 mode			
MR <sub>2</sub>		1	0	Frequency divided by 4 mode			
		1	1	Frequency divided by 8 mode			
MR1	Main clock f(XIN) appillation circuit control hit	C	)	Main clock (f(XIN))	oscillation enabled		
	Main clock f(XIN) oscillation circuit control bit	1		Main clock (f(XIN)) o	clock (f(XIN)) oscillation stop		
MRo	System clock oscillation source selection bit	C	)	Main clock (f(XIN))			
IVIE		1		Main clock (f(RING))			

Clock control register RG		i	at reset : 02	at RAM back-up : 02	W TRGA
RG₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (	f(RING)) oscillation enabled	
KG0		1	On-chip oscillator (	f(RING)) oscillation stop	

Timer control register PA			at reset : 02	at RAM back-up : 02	W TPAA
PAo	Prescaler control bit	0	Stop (state initialize	ed)	
FAU			Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W13	W13 Timer 1 count auto-stop circuit selection bit (Note 2)		)	Timer 1 count auto-	Timer 1 count auto-stop circuit not selected	
			1	Timer 1 count auto-	stop circuit selected	
W/12	W12 Timer 1 control bit	(	C	Stop (state retained)		
VV 12			1 Operating			
		W11	W10		Count source	
W11		0	0	Instruction clock (IN	ISTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)		
W10		1	0	XIN input		
		1	1	CNTR0 input		

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A
W23	W23 CNTR0 output signal selection bit		)	Timer 1 underflow	signal divided by 2 output	
VV25			1	Timer 2 underflow	signal divided by 2 output	
W/22	W22 Timer 2 control bit	0		Stop (state retained)		
~~~~		1		Operating		
		W21	W20	Count source		
W21		0	0	System clock (STC	K)	
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow signal (T1UDF)		
		1	1	PWM signal (PWMOUT)		

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").



	Timer control register W3		at reset : 00002		at RAM back-up : state retained	R/W TAW3/TW3A	
W33	Timer 3 count auto-stop circuit selection	(	0 Timer 3 count auto-stop circuit not selected				
1 100	bit (Note 2)		1	Timer 3 count auto	-stop circuit selected		
W32	W/22 Times Queen test bit		)	Stop (state retaine	Stop (state retained)		
1002	Timer 3 control bit	1		Operating	perating		
		W31	W30	Count source			
W31	Times 2 count course coloction bits	0	0	PWM signal (PWM	OUT)		
	Timer 3 count source selection bits	0	1	Prescaler output (ORCLK)			
W30	W30	1	0	Timer 2 underflow signal (T2UDF)			
		1	1	CNTR1 input			

	Timer control register W4		reset : 00002	at RAM back-up : 00002	R/W TAW4/TW4A		
W43	W43 D7/CNTR1 pin function selection bit		D7 (I/O) / CNTR1 (	input)			
VV43		1	CNTR1 (I/O) / D7 (	input)			
W/4 2	W42 PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid				
VV42		1	PWM signal "H" interval expansion function valid				
W41	Timer 4 control bit	0	Stop (state retaine	d)			
VV41		1	Operating	Operating			
W40	Timer 4 count source selection bit	0	XIN input				
VV40	Timer 4 count source selection bit	1	Prescaler output (ORCLK) divided by 2				

	Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used	0		This bit has no function, but read/write is enabled.		
			1			
W52	Period measurement circuit control bit	0		Stop		
VV32				Operating		
		W51	W50		Count source	
W51	Signal for period measurement selection	0	0	On-chip oscillator (	f(RING/16))	
	bits	0	1	CNTR <sub>0</sub> pin input		
W50	W50		0	INT0 pin input		
		1	1	Not available		

	Timer control register W6		reset : 00002	at RAM back-up : state retained	R/W TAW6/TW6A		
W63	W63 CNTR1 pin input count edge selection bit		Falling edge	·			
		1	Rising edge				
W62	W62 CNTR0 pin input count edge selection bit	0	Falling edge				
002	Charles pin input count edge selection bit	1	Rising edge				
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto	CNTR1 output auto-control circuit not selected			
0001	selection bit	1	CNTR1 output auto-control circuit selected				
W60	D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (input)				
**00	Do ora no pin rancion selection bit	1	CNTR0 (I/O) /D6 (input)				

Notes 1: "R" represents read enabled, and "W" represents write enabled. 2: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").



	Serial I/O control register J1		at reset : 00002		at RAM back-up : state retained	R/W TAJ1/TJ1A	
		J13	J12		Synchronous clock		
J13		0	0	Instruction clock (II	NSTCK) divided by 8		
	J12 Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	NSTCK) divided by 4		
J12		1	0	Instruction clock (INSTCK) divided by 2			
		1	1	External clock (SC	External clock (Sck input)		
		<b>J1</b> 1	<b>J1</b> 0		Port function		
J11		0	0	P20, P21,P22 selec	ted/Sck, Sout, Sin not selected		
	Serial I/O port function selection bits	0	1	SCK, SOUT, P22 se	lected/P20, P21, SIN not selected		
J10		1	0	SCK, P21, SIN selected/P20, SOUT, P22 not selected			
		1	1	SCK, SOUT, SIN sel	ected/P20, P21,P22 not selected		

	A/D control register Q1		at reset : 00002			at RAM back-up : state retained	R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit	A/D		versi	on mode		
		Cor	mpar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12		0	0	0	AINO		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11		0	1	1	Аімз		
		1	0	0	Ain4		
		1	0	1	Ain5		
Q10		1	1	0	AIN6		
		1	1	1	Ain7		

	A/D control register Q2		reset : 00002	at RAM back-up : state retained	R/W TAQ2/TQ2A		
Q23	P40/AIN4, P41/AIN5, P42/AIN6, P43/AIN7	0	P40, P41, P42, P43	3			
Q23	pin function selection bit	1 AIN4, AIN5, AIN6, AIN		N7			
022	Q22 P62/AIN2, P63/AIN3 pin function selection bit	0	P62, P63				
0,22	F 02/Aliv2, F 03/Aliv3 pirt function selection bit	1	AIN2, AIN3				
Q21	P61/AIN1 pin function selection bit	0	P61				
QZI	FOR ANY PITTURCION Selection bit	1	AIN1				
Q20	O2a D6a/Allua nin function colocition bit	0	P60				
Q20	Q20 P60/AIN0 pin function selection bit		AINO				

	A/D control register Q3		at reset : 00002		at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	0		This bit has no function, but read/write is enabled.		
Q32	A/D converter operation clock selection bit	0		Instruction clock (INSTCK)		
	-			On-chip oscillator (f(RING))		
		Q31	Q30	Division ratio		
Q31	A/D converter operation clock division ratio selection bits	0	0	Frequency divided by 6		
		0	1	Frequency divided by 12		
Q30		1	0	Frequency divided by 24		
		1	1	Frequency divided by 48		



	Key-on wakeup control register K0		reset : 00002	at RAM back-up : state retained R/V TAK0/J				
K03	Pins P12 and P13 key-on wakeup	0	Key-on wakeup not	used				
KU3	control bit	1	Key-on wakeup use	ed				
1400	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used				
K02	control bit	1	Key-on wakeup use	ed				
KO	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used				
K01	control bit	1	Key-on wakeup use	ed				
KOa	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not	used				
K00	control bit	1	Key-on wakeup use	ed				
	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A			
K13	Ports P02 and P03 return condition selection	0	Return by level					
<b>K</b> 13	bit	1	Return by edge					
K12	Ports P02 and P03 valid waveform/	0	Falling waveform/"L	." level				
R12	level selection bit	1	Rising waveform/"H	l" level				
<b>K1</b> 1	Ports P01 and P00 return condition selection	0	Return by level					
<b>N</b> 11	bit	1	Return by edge					
K10	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	_" level				
K10	level selection bit	1	Rising waveform/"H	1" level				
	Key-on wakeup control register K2	at reset : 00002		at RAM back-up : state retained	R/W TAK2/TK2A			
K23	INITA his return condition coloction bit	0	Return by level					
NZ3	INT1 pin return condition selection bit	1	Return by edge					
K22			Key-on wakeup not used					
NZ2	INT1 pin key-on wakeup contro bit	1	Key-on wakeup used					
K21	INTO his return condition colorian hit	0	Return by level					
<b>N</b> 21	INT0 pin return condition selection bit	1	Return by edge					
K20	INITO pip kov op wokoup contro kit	0	Key-on wakeup not	used				
r\20	INT0 pin key-on wakeup contro bit	1	Key-on wakeup used					



Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W TAPU0/ TPU0A		
PU03	P03 pin pull-up transistor	0	Pull-up transistor O	FF			
P003	control bit	1	Pull-up transistor O	N			
DUIDe	P02 pin pull-up transistor	0	Pull-up transistor O	FF			
PU02	control bit	1	Pull-up transistor O	N			
DU O.	P01 pin pull-up transistor	0	Pull-up transistor O	FF			
PU01	control bit	1	Pull-up transistor O	N			
DU 0.	P00 pin pull-up transistor	0	Pull-up transistor O	FF			
PU00	control bit	1 Pull-up transistor ON					
	Pull-up control register PU1	at reset : 00002		at RAM back-up : state retained	R/W TAPU1/ TPU1A		
DUA	P13 pin pull-up transistor	0	Pull-up transistor O	· · ·			
PU13	control bit	1	Pull-up transistor O	Ν			
5114	P12 pin pull-up transistor	0	Pull-up transistor O	FF			
PU12	control bit	1	Pull-up transistor O	N			
DUA	P11 pin pull-up transistor	0	0 Pull-up transistor OFF				
PU11	control bit	1	Pull-up transistor O	Ν			
DUA.	P1o pin pull-up transistor	0	Pull-up transistor OFF				
PU10	control bit	1	Pull-up transistor ON				



Port output structure control register FR0		at reset : 00002		at RAM back-up : state retained	W TFR0A	
ED0a	Ports P12, P13 output structure selection	0 N-channel open-dra		ain output		
FR03 bit 1		1	CMOS output			
FR02	Ports P10, P11 output structure selection	0 N-channel open-drain output				
FR02	bit	1	CMOS output			
FR01	Ports P02, P03 output structure selection	0	N-channel open-dra	ain output		
FR01	bit	1	CMOS output			
FR00	Ports P00, P01 output structure selection		N-channel open-drain output			
FR00	bit	1	CMOS output			

Por	Port output structure control register FR1		reset : 00002	at RAM back-up : state retained	W TFR1A		
ED10	FR13 Port D3 output structure selection bit		N-channel open-dra	ain output			
FK13			CMOS output				
	FR12 Port D2 output structure selection bit	0	N-channel open-drain output				
FR12		1	CMOS output				
	Dant Dy autout atmost up agle ation, bit	0	N-channel open-drain output				
FR11	Port D1 output structure selection bit	1	CMOS output				
	Port Do output structure selection bit	0	N-channel open-drain output				
FR10		1	CMOS output				

Por	Port output structure control register FR2		reset : 00002	at RAM back-up : state retained	W TFR2A			
ED 20	FR23 Port D7/CNTR1 output structure selection bit		N-channel open-dra	N-channel open-drain output				
FRZ3			CMOS output	CMOS output				
FR22			N-channel open-drain output					
FR22	Port D6/CNTR0 output structure selection bit	1	CMOS output					
500/	Dart Da autout atmost una a ala atian bit	0	N-channel open-drain output					
FR21	Port D5 output structure selection bit	1	CMOS output					
5000	Port D4 output structure selection bit	0	N-channel open-drain output					
FR20		1	CMOS output					

Port output structure control register FR3		at reset : 00002		at RAM back-up : state retained	W TFR3A		
ED 20	FR33 Port P53 output structure selection bit		N-channel open-dra	ain output			
FK33			CMOS output	CMOS output			
5000			N-channel open-drain output				
FR32	Port P52 output structure selection bit	1	CMOS output				
FR31	Devi DE contrato de contrato de contrato de la diserción de la	0	N-channel open-drain output				
FR31	Port P51 output structure selection bit	1	CMOS output				
5020	Port P50 output structure selection bit	0	N-channel open-drain output				
FR30		1	CMOS output				



### INSTRUCTIONS

The 4519 Group has the 153 instructions. Each instruction is described as follows;

(1) Index list of instruction function

(2) Machine instructions (index by alphabet)

(3) Machine instructions (index by function)

(4) Instruction code table

### SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	ТЗ	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T1F	Timer 1 interrupt request flag
11	Interrupt control register I1 (4 bits)	T2F	Timer 2 interrupt request flag
12	Interrupt control register I2 (4 bits)	T3F	Timer 3 interrupt request flag
MR	Clock control register MR (4 bits)	T4F	Timer 4 interrupt request flag
RG	Clock control register RG (1 bit)	WDF1	Watchdog timer flag
PA	Timer control register PA (1 bit)	WEF	Watchdog timer enable flag
W1	Timer control register W1 (4 bits)	INTE	Interrupt enable flag
W2	Timer control register W2 (4 bits)	EXF0	External 0 interrupt request flag
W3	Timer control register W3 (4 bits)	EXF1	External 1 interrupt request flag
W4	Timer control register W4 (4 bits)	Р	Power down flag
W5	Timer control register W5 (4 bits)	ADF	A/D conversion completion flag
W6	Timer control register W6 (4 bits)	SIOF	Serial I/O transmit/receive completion flag
J1	Serial I/O control register J1 (4 bits)		
Q1	A/D control register Q1 (4 bits)	D	Port D (8 bits)
Q2	A/D control register Q2 (4 bits)	P0	Port P0 (4 bits)
Q3	A/D control register Q3 (4 bits)	P1	Port P1 (4 bits)
PU0	Pull-up control register PU0 (4 bits)	P2	Port P2 (3 bits)
PU1	Pull-up control register PU1 (4 bits)	P3	Port P3 (4 bits)
FR0	Port output format control register FR0 (4 bits)	P4	Port P4 (4 bits)
FR1	Port output format control register FR1 (4 bits)	P5	Port P5 (4 bits)
FR2	Port output format control register FR2 (4 bits)	P6	Port P6 (4 bits)
FR3	Port output format control register FR3 (4 bits)		
K0	Key-on wakeup control register K0 (4 bits)	x	Hexadecimal variable
K1	Key-on wakeup control register K1 (4 bits)	y	Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	z	Hexadecimal variable
X	Register X (4 bits)	p	Hexadecimal variable
Ŷ	Register Y (4 bits)	n	Hexadecimal constant
Z	Register Z (2 bits)	i.	Hexadecimal constant
_ DP	Data pointer (10 bits)		Hexadecimal constant
51	(It consists of registers X, Y, and Z)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (14 bits)		(same for others)
РСн	High-order 7 bits of program counter		
PCL	Low-order 7 bits of program counter	←	Direction of data movement
SK	Stack register (14 bits $\times$ 8)	$\overleftrightarrow$	Data exchange between a register and memory
SP	Stack pointer (3 bits)	?	Decision of state shown before "?"
CY	Carry flag	· ( )	Contents of registers and memories
RPS	Prescaler reload register (8 bits)		Negate, Flag unchanged after executing instruction
R1	Timer 1 reload register (8 bits)	M(DP)	RAM address pointed by the data pointer
R2	Timer 2 reload register (8 bits)	a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R3	Timer 3 reload register (8 bits)	а р, а	Label indicating address ac as at as az ar ac Label indicating address ac as at as az ar ac
R4L	Timer 4 reload register (8 bits)	۳, ч	in page p5 p4 p3 p2 p1 p0
R4L	Timer 4 reload register (8 bits)	C	Hex. C + Hex. number x
		C + x	
		×	

Note : Some instructions of the 4519 Group has the skip function to unexecute the next described instruction. The 4519 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



Froup- ing	Mnemonic	Function	Group- ing	Mnemonic	Function
	ТАВ	$(A) \leftarrow (B)$		XAMI j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$
	ТВА	$(B) \leftarrow (A)$	RAM to register transfer		$j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$
	TAY	$(A) \gets (Y)$	registe	TMA j	(M(DP)) ← (A)
	TYA	$(Y) \leftarrow (A)$	AM to I	,	$(X) \leftarrow (X) EXOR(j)$ j = 0  to  15
er	TEAB	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$		LA n	(A) ← n
· transf	TABE	(B) ← (E7–E4)			n = 0 to 15
egister		$(A) \leftarrow (E_3 - E_0)$		TABP p	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
Register to register transfer	TDA	$(DR2-DR0) \leftarrow (A2-A0)$			$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$
Regi	TAD	$(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$			(DR2) ← 0 (DR1, DR0) ← (ROM(PC))9
	TAZ	(A1, A0) ← (Z1, Z0)			$\begin{array}{l} (B) \leftarrow (ROM(PC))_{7-4} \\ (A) \leftarrow (ROM(PC))_{3-0} \end{array}$
		$(A_3, A_2) \leftarrow 0$			$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
	TAX	$(A) \leftarrow (X)$		АМ	$(A) \gets (A) + (M(DP))$
	TASP	$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$	5	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$
	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$	Arithmetic operation	An	$(CY) \leftarrow Carry$ $(A) \leftarrow (A) + n$
esses	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	nmetic		n = 0  to  15
RAM addresses	INY	$(Y) \leftarrow (Y) + 1$	Aritl	AND	$(A) \leftarrow (A) AND (M(DP))$
RA	DEY	(Y) ← (Y) − 1		OR	$(A) \leftarrow (A) \; OR \; (M(DP))$
	TAM j	$(A) \leftarrow (M(DP))$		SC	(CY) ← 1
er		(X) ← (X)EXOR(j) j = 0 to 15		RC	$(CY) \leftarrow 0$
r transf	XAM j	$(A) \leftarrow \rightarrow (M(DP))$		SZC	(CY) = 0 ?
RAM to register transfer		(X) ← (X)EXOR(j) j = 0 to 15		CMA	$(A) \leftarrow (\overline{A})$
	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$		RAR	
		$\begin{array}{l} (X) \leftarrow (X) EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$			

## INDEX LIST OF INSTRUCTION FUNCTION

Note: p is 0 to 47 for M34519M6,

p is 0 to 63 for M34519M8/E8.



Group- ing	Mnemonic	Function	Group- ing	Mnemonic	Function
3	SB j	$\begin{array}{l} (Mj(DP)) \leftarrow 1 \\ j = 0 \text{ to } 3 \end{array}$		DI	$(INTE) \leftarrow 0$
Bit operation	RB j	(Mj(DP)) ← 0 j = 0 to 3		EI SNZ0	(INTE) ← 1 V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0
Δ	SZB j	(Mj(DP)) = 0 ? j = 0 to 3		CNIZ4	V10 = 1: NOP
arison ation	SEAM	(A) = (M(DP)) ?		SNZ1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: NOP
Comparison operation	SEA n	(A) = n ? n = 0 to 15		SNZI0	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?
	B a BL p, a	(PCL) ← a6–a0 (РСн) ← р	peration	SNZI1	I22 = 1 : (INT1) = "H" ? I22 = 0 : (INT1) = "L" ?
ich opei		$(PCL) \leftarrow a6-a0$	Interrupt operation	TAV1	$(A) \leftarrow (V1)$
Bra	BLA p	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$		TV1A	(V1) ← (A)
	BM a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$		TAV2	(A) ← (V2)
	(PCH) ← 2 (PCL) ← a6–a0			TV2A	$(\vee 2) \leftarrow (A)$
peration	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC)		TAI1	$(A) \leftarrow (I1)$ $(I1) \leftarrow (A)$
Subroutine operation		$(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$		TAI2	(A) ← (I2)
Subi	BMLA p	(SP) ← (SP) + 1 (SK(SP)) ← (PC)		TI2A	(I2) ← (A)
		$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$		TPAA	$(PA0) \leftarrow (A0)$
	RTI	$(PC) \leftarrow (SK(SP))$		TAW1	$(A) \leftarrow (W1)$
		$(SP) \leftarrow (SP) - 1$		TW1A	(W1) ← (A)
	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Timer operation	TAW2	$(A) \leftarrow (W2)$
Return operation	RTS	$(PC) \leftarrow (SK(SP))$	īmer oļ	TW2A	(W2) ← (A)
turn op		$(SP) \leftarrow (SP) - 1$		TAW3	$(A) \leftarrow (W3)$
Re				TW3A	(W3) ← (A)
Note: p io	0 to 47 for M	34519M6			

Note: p is 0 to 47 for M34519M6,

p is 0 to 63 for M34519M8/E8.



Group- ing		F INSTRUCTION FUNCTION (COI	Group- ing	Mnemonic	Function
	TAW4	$(A) \leftarrow (W4)$	0	T4HAB	(R4H7–R4H4) ← (B)
					$(R4H_3-R4H_0) \leftarrow (A)$
	TW4A	$(W4) \leftarrow (A)$			$(\mathbf{D}_{12}, \mathbf{D}_{14}) \leftarrow (\mathbf{D}) (\mathbf{D}_{12}, \mathbf{D}_{12}) \leftarrow (\mathbf{A})$
	TAW5	(A) ← (W5)		TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)
				TR3AB	(R37–R34) ← (B) (R33–R30) ← (A)
	TW5A	(W5) ← (A)			
				T4R4L	(T47−T44) ← (R4L7−R4L4)
	TAW6	$(A) \leftarrow (W6)$		SNZT1	V12 = 0: (T1F) = 1 ?
	TW6A	(W6) ← (A)	u	011211	After skipping, (T1F) $\leftarrow 0$
			Timer operation		V12 = 1: NOP
	TABPS	$(B) \leftarrow (TPS7\text{-}TPS4)$	odo .		
		$(A) \leftarrow (TPS3\text{-}TPS0)$	mer	SNZT2	V13 = 0: (T2F) = 1 ?
			Ē		After skipping, (T2F) $\leftarrow 0$
	TPSAB	$(RPS7-RPS4) \leftarrow (B)$			V13 = 1: NOP
		$(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$		SNZT3	V20 = 0: (T3F) = 1 ?
		$(TPS_3-TPS_0) \leftarrow (A)$		CILLIO	After skipping, (T3F) $\leftarrow 0$
					V20 = 1: NOP
	TAB1	(B) ← (T17–T14)			
		(A) ← (T13–T10)		SNZT4	V21 = 0: (T4F) = 1 ?
_					After skipping, (T4F) $\leftarrow 0$
atior	T1AB	$(R17-R14) \leftarrow (B)$			V21 = 1: NOP
Timer operation		(T17−T14) ← (B) (R13−R10) ← (A)		IAP0	(A) ← (P0)
er o		$(T13-T10) \leftarrow (A)$			
Tim				OP0A	$(P0) \leftarrow (A)$
	TAB2	(B) ← (T27–T24)			
		(A) ← (T23–T20)		IAP1	$(A) \leftarrow (P1)$
	T2AB	(R27–R24) ← (B)		OP1A	(P1) ← (A)
		$(T27-T24) \leftarrow (B)$			
		$(R23-R20) \leftarrow (A)$		IAP2	$(A_2 - A_0) \leftarrow (P_{22} - P_{20}) (A_3) \leftarrow 0$
		(T23−T20) ← (A)	c	0.000	
			Input/Output operation	OP2A	(P22–P20) ← (A2–A0)
	TAB3	(B) ← (T37–T34) (A) ← (T33–T30)	Iado	IAP3	(A) ← (P3)
		$(A) \leftarrow (133-130)$	put		
	ТЗАВ	(R37–R34) ← (B)	Out	OP3A	$(P3) \leftarrow (A)$
		(T37−T34) ← (B)	put		
		(R33–R30) ← (A)	<u>_</u>	IAP4	$(A) \leftarrow (P4)$
		(T33−T30) ← (A)		OP4A	$(P4) \leftarrow (A)$
	TAB4	(P) (T47 T44)			
		$(B) \leftarrow (T47-T44)$ $(A) \leftarrow (T43-T40)$		IAP5	$(A) \leftarrow (P5)$
	T4AB	(R4L7−R4L4) ← (B)		OP5A	(P5) ← (A)
		(T47−T44) ← (B)		IAP6	(A) ← (P6)
		$(R4L3-R4L0) \leftarrow (A)$			
		(T43−T40) ← (A)		OP6A	(P6) ← (A)

# INDEX LIST OF INSTRUCTION FUNCTION (continued)



Group- ing		F INSTRUCTION FUNCTION (CON Function	Group- ing	Mnemonic	Function
	CLD	(D) ← 1	<u> </u>	TABSI	$(B) \gets (SI7\text{-}SI4) \ (A) \gets (SI3\text{-}SI0)$
	RD	(D(Y)) ← 0 (Y) = 0 to 7		TSIAB	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$
	SD	(D(Y)) ← 1 (Y) = 0 to 7	Serial I/O operation	SST	(SIOF) ← 0 Serial I/O starting
	SZD	(D(Y)) = 0 ? (Y) = 0 to 7	Serial I/O	SNZSI	V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow$ 0 V23=1: NOP
	TAPU0	$(A) \leftarrow (PU0)$		TAJ1	$(A) \leftarrow (J1)$
	TPU0A	$(PU0) \leftarrow (A)$		TJ1A	(J1) ← (A)
	TAPU1	(A) ← (PU1)		TABAD	In A/D conversion mode , (B) $\leftarrow$ (AD9–AD6)
u	TPU1A	$(PU1) \leftarrow (A)$			$(A) \leftarrow (AD5-AD2)$ In comparator mode,
Input/Output operation	TAK0	$(A) \gets (K0)$			$(B) \leftarrow (AD7-AD4)$ $(A) \leftarrow (AD3-AD0)$
utput o	ТКОА	(K0) ← (A)		TALA	$(A3, A2) \leftarrow (AD1, AD0)$
Input/O	TAK1	$(A) \leftarrow (K1)$			$(A_1, A_0) \leftarrow 0$
	TK1A	(K1) ← (A)		TADAB	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$
	TAK2	$(A) \gets (K2)$		ADST	$(ADF) \leftarrow 0$
	TK2A	(K2) ← (A)	ation		A/D conversion starting
	TFR0A	$(FR0) \leftarrow (A)$	A/D operation	SNZAD	V21 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0
	TFR1A	$(FR1) \leftarrow (A)$	A		V21=1: NOP
	TFR2A	$(FR2) \leftarrow (A)$		TAQ1	$(A) \leftarrow (Q1)$
	TFR3A	$(FR3) \leftarrow (A)$		TQ1A	$(Q1) \leftarrow (A)$
	СМСК	Ceramic resonator selected		TAQ2	$(A) \gets (Q2)$
	CRCK	RC oscillator selected		TQ2A	$(Q2) \leftarrow (A)$
ration	СҮСК	Quartz-crystal oscillator selected		TAQ3	$(A) \gets (Q3)$
Clock operation	TRGA	(RG0) ← (A0)		ТQЗА	$(Q3) \leftarrow (A)$
ŏ	TAMR	$(A) \leftarrow (MR)$			
	TMRA	$(MR) \leftarrow (A)$			

## **INDEX LIST OF INSTRUCTION FUNCTION (continued)**



Group- ing	Mnemonic	Function
	NOP	$(PC) \gets (PC) + 1$
	POF	Transition to RAM back-up mode
	EPOF	POF instruction valid
Other operation	SNZP	(P) = 1 ?
ther op	DWDT	Stop of watchdog timer function enabled
Ó	WRST	(WDF1) = 1 ? After skipping, (WDF1) $\leftarrow$ 0
	SRST	System reset occurrence

# INDEX LIST OF INSTRUCTION FUNCTION (continued)



# MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n	and accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 1 0 n n n n <sub>2</sub> 0 6 n <sub>16</sub>	words	cycles	_	Overflow = 0
		I	I	_	Overnow = 0
Operation:	$(A) \leftarrow (A) + n$	Grouping:	Arithmetic	operation	
	n = 0 to 15	Description	: Adds the v	value n in	the immediate field to
			register A,	and stores	a result in register A.
					g CY remains unchanged.
					ction when there is no
					t of operation.
					struction when there is to f operation.
				s the resul	
	conversion STart)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 0 1 1 1 1 1 <u>1</u> 2 9 F <sub>16</sub>	1	1	_	_
Operation:	$(ADF) \leftarrow 0$	Grouping:	A/D conve		
	Q13 = 0: A/D conversion starting	Description	( )		onversion completion
	Q13 = 1: Comparator operation starting (Q1a + bit 2 of $A/D$ control register Q1)		-		conversion at the A/D
	(Q13 : bit 3 of A/D control register Q1)				13 = 0) or the compara- comparator mode (Q13
			= 1) is star		
			1) 10 0101		
AM (Add ad	ccumulator and Memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	, ag e i	
	<u> </u>	1	1	-	-
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation	
		Description	: Adds the	contents o	f M(DP) to register A.
					egister A. The contents
			of carry fla	g CY rema	ins unchanged.
	accumulator Mamony and Corry)				
Instruction	accumulator, Memory and Carry) D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Flag C f	Skip condition
couc	0 0 0 0 0 0 1 0 1 1 <sub>2</sub> 0 0 B <sub>16</sub>	1	1	0/1	_
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic		
	$(CY) \leftarrow Carry$	Description			f M(DP) and carry flag
			-		res the result in regis-
			ter A and c	arry nag C	1.



AND (logic	al AND between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	0 0 0 0 0 1 1 0 0 0 2 0 1 0 16	1	1	-	-
Operation:	$(A) \leftarrow (A) AND (M(DP))$	Grouping:	Arithmetic	operation	
•		Description	: Takes the	AND opera	ation between the con-
			tents of r	egister A	and the contents of
			M(DP), an	d stores th	e result in register A.
B a (Branc	h to address a)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	$\begin{bmatrix} 0 & 1 & 1 & a_6 & a_5 & a_4 & a_3 & a_2 & a_1 & a_0 \end{bmatrix}_2 \begin{bmatrix} 1 & 8 & a_1 & a_1 \\ +a & a_1 & a_1 \end{bmatrix}_1 \begin{bmatrix} 1 & 1 & 1 & a_1 & a_1 \\ -a_1 & a_1 & a_1 & a_1 \end{bmatrix}_1 \begin{bmatrix} 1 & 1 & 1 & a_1 & a_1 \\ -a_1 & 1 & 1 & a_1 & a_1 \end{bmatrix}_1 \begin{bmatrix} 1 & 1 & 1 & a_1 & a_1 \\ -a_1 & 1 & 1 & a_1 & a_1 \end{bmatrix}_1 \begin{bmatrix} 1 & 1 & 1 & 1 \\ -a_1 & 1 & 1 & 1 \\ -a_2 & 1 & 1 & 1 \end{bmatrix}_1 \begin{bmatrix} 1 & 1 & 1 & 1 & 1 \\ -a_2 & 1 & 1 & 1 \\ -a_1 & 1 & 1 & 1 \\ -a_2 $	words	cycles		
		1	1	-	-
Operation:	$(PCL) \leftarrow a6 \text{ to } a0$	Grouping:	Branch op	eration	
		Description			: Branches to address
			a in the ide		
		Note:	Specify the	e branch a	ddress within the page
			including t	his instruct	ion.
BL p, a (Br	anch Long to address a in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 1 p4 p3 p2 p1 p0 2 0 E p 16	words	cycles		
		2	2	-	-
	$\begin{bmatrix} 1 & 0 & p5 & a6 & a5 & a4 & a3 & a2 & a1 & a0 \end{bmatrix}_2 \begin{bmatrix} 2 & p \\ +a & a \end{bmatrix}_{16}$	•			
		Grouping:	Branch op		. Duanahaa ta adduaaa
Operation:	$(PCH) \leftarrow p$	Description	a in page p		: Branches to address
	$(PCL) \leftarrow a6  to  a0$	Note:	1 0 1		519M6 and p is 0 to 63
		10101	for M3451		
BLA p (Bra	anch Long to address (D) + (A) in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		2	2	-	-
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 p p <sub>16</sub>				
		Grouping:	Branch op		
Operation:	$(PCH) \gets p$	Description			: Branches to address
	$(PCL) \leftarrow (DR2DR0, A3A0)$				2 A1 A0)2 specified by
		Noto	registers D		•
		Note:	for M3451		519M6 and p is 0 to 63



			ucuj		
BM a (Bran	ch and Mark to address a in page 2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 1 a a	words	cycles		
		1	1	-	-
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Subroutine	e call opera	ation
	$(SK(SP)) \leftarrow (PC)$	Description			in page 2 : Calls the
	$(PCH) \leftarrow 2$	•			s a in page 2.
	$(PCL) \leftarrow a6-a0$	Note:			ig from page 2 to an-
			other page	e can also	be called with the BM
			instruction	when it sta	arts on page 2.
			Be careful	not to over	the stack because the
			maximum I	evel of sub	routine nesting is 8.
BML p, a (	Branch and Mark Long to address a in page p)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 <sup>C</sup> +p p 16	words	cycles		
		2	2	-	-
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Grouping:	Subroutine		
Operation:	(SD) ( (SD) + 1	Description			Calls the subroutine at
Operation.	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	Description	address a		
	$(PCH) \leftarrow p$	Note:			519M6 and p is 0 to 63
	$(PCL) \leftarrow a6-a0$		for M3451		·
			Be careful	not to over	the stack because the
			maximum l	evel of sub	routine nesting is 8.
BMLA p (B	ranch and Mark Long to address (D) + (A) in page (	)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		2	2	-	-
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p <sub>16</sub>	Crowning	Cubrouting		, tion
Operation:		Grouping: Description	Subroutine		Calls the subroutine at
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	Description			R0 A3 A2 A1 A0)2 speci-
	$(SK(SF)) \leftarrow (FC)$ (PCH) $\leftarrow p$		•		nd A in page p.
	$(PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0)$	Note:			519M6 and p is 0 to 63
			for M3451		·
					the stack because the
			maximum I	evel of sub	routine nesting is 8.
CLD (CLea	r port D)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 1 16	words	cycles		
		1	1	-	-
Operation:	(D) ← 1	Grouping:	Input/Outp	ut operatio	on
		Description	: Sets (1) to	port D.	



CMA (CoM	plen	nent	t of A	-VCC	umı	ulat	or)											
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	0	1	1	1	0	0	_ [	0	1	C 16	words	cycles		
				-				<u> </u>	-	-	2 L	-		<u> </u>	1	1	-	-
Operation:	(A)	$\leftarrow \overline{(}$	<u>4)</u>												Grouping:	Arithmetic	operation	
	()	. (	.,															mplement for register
															•	A's conten		
																	-	
CMCK (Clo	ck s	eleo	ct: c	era	Mic	oso	cillati	on	Clo	ocK)								
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition
code	1	0	1	0	0	1	1	0	1	0	Г	2	9	A 16	words	cycles		
	L'	0		0	0	•		•		0	2 L	2	5	16	1	1	-	-
Operation:	Cer	amic	: osci	llatio	on ci	ircuit	sele	cted							Grouping:	Clock cont	rol operatio	on
															Description	: Selects th	e ceramic	oscillation circuit for
																main clock	f(XIN).	
CRCK (Clo	ck s	elec	t: R	c o	scill	latic	n Cl	ocł	(>									
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition
code	1	0	1	0	0	1	1	0	1	1	<u>_</u>	2	9	в <sub>16</sub>	words	cycles		
	L										2 L			110	1	1	-	-
Omenetiens		:	llatio	:.		-									0	01		
Operation:	RU	OSCI	llatio	n Cir	cuit	sele	cted								Grouping:	Clock cont		n lation circuit for main
															Description	clock f(XIN		
																	).	
CYCK (Clo	ck s	elec	t cr	Yst	alc	osci	llatio	n C		:K)								
Instruction	D9	0100								D0					Number of	Number of	Flag CY	Skip condition
code	1	0	1	0	0	4	1	1	0		Г	2	0		words	cycles		Chip condition
oouo	1	0	I	0	0	1	1	1	0	1	2 L	2	9	D 16	1	1	_	_
Operation:	Qua	artz-o	crysta	al os	cilla	tion	circui	t sel	lecte	ed					Grouping:	Clock cont	rol operatio	on
															Description	: Selects the	e quartz-cr	ystal oscillation circuit
																for main cl	ock f(XIN).	



DEY (DEcr	eme	nt r	egis	ter	Y)														
Instruction	D9									D0					1	Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	0	1	0	1	1	1	, (	5	1	7	Ļ	words	cycles		
																1	1	-	(Y) = 15
Operation:	(Y)	$\leftarrow ()$	() – 1												-	Grouping:	RAM addr	esses	
operation	(1)	. (	, ,													Description			contents of register Y.
																•			action, when the con-
																	tents of re	gister Y is	15, the next instruction
																			e contents of register Y
																	is not 15, t	the next ins	struction is executed.
DI (Disable		rrup	ot)																
Instruction	D9	_	-	-		-	-	.	_	D0			_			Number of words	Number of cycles	Flag CY	Skip condition
code	0	0	0	0	0	0	0	1	0	0	$_{2}$	)	0	4 16	₃	1	1	_	_
																I	I		
Operation:	(INT	Ē) ←	- 0												C	Grouping:	Interrupt co	ontrol oper	ation
																Description	: Clears (0)	to interrup	t enable flag INTE, and
																	disables th		
															ſ	Note:			by executing the DI in-
																	struction a	nter execut	ing 1 machine cycle.
DWDT (Dis	abla	10/2	tch	200	Tir	nor	<u>\</u>												
Instruction		000		206	<u>,                                     </u>	nei	)			Do						Number of	Number of	Flag CY	Skip condition
code	1	0	1	0	0	1	1	1	0	0		<b>,</b>	9	C	1	words	cycles	i lag O i	Onp condition
		0	•	0	0	•	•	•	0	0	2 🗋	-	3	16	۶ ( <sup>–</sup>	1	1	-	_
															_				
Operation:	Stop	o of v	watch	ldog	) time	er fu	nctio	n en	able	ed						Grouping:	Other oper		Cara for the bar the
															ľ	Description		-	timer function by the after executing the
																	DWDT inst		alter executing the
																	BIIBIIII		
EI (Enable	Inter	rup	t)																
Instruction	D9									D0						Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	0	0	0	1	0	1		)	0	5	, L	words	cycles		
											2 _			10	,	1	1	-	_
Operation:	(INT	F) ∠	_ 1												6	Grouping:	Interrupt c	ontrol oper	ation
operation.	(1141	-) <	· 1													Description			enable flag INTE, and
																	enables th		-
															N	Note:			by executing the EI in-
																	struction a	fter execut	ing 1 machine cycle.



EPOF (Ena	ble I	JOF	- ins	truct	ion)													
Instruction	D9								Do						Number of	Number of	Flag CY	Skip condition
code	0	0	0	1 0	) 1	1	0	1	1	1	0	5	В	,	words	cycles		
	0	0	0		,   ,	'	0	11	1	2	0	5		16	1	1	-	_
Operation:	POF	- ins	tructi	on val	id										Grouping:	Other oper	ation	
oporationi	. 0.		uou	on va														e after POF instruction
																		EPOF instruction.
IAP0 (Input	Acc	um	ulato	or fro	тp	ort	P0)											
Instruction code	D9	I						0	Do	1		6			Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1 1	0	0	0 0	0	0	2	2	6	0	16	1	1	-	-
Operation:	(A)	← (F	PO)												Grouping:	Input/Outp	ut operatio	n
	( )		,															port P0 to register A.
IAP1 (Input	Acc	um	ulato	or fro	m p	ort	P1)											
Instruction code	D9	0	0	1 1				0	Do	1	2	6	1		Number of words	Number of cycles	Flag CY	Skip condition
		0	0					0	1	2	2	6	1	16	1	1	-	-
Operation:	(A)	← (F	P1)												Grouping:	Input/Outp	ut operatio	n
															Description	: Transfers t	he input of	port P1 to register A.
IAP2 (Input	Acc	um	ulato	or fro	m p	ort	P2)											
Instruction code	D9	0	0	1 1	I 0		0 0	1	D0		2	6	2		Number of words	Number of cycles	Flag CY	Skip condition
	Ŀ	0	•	·   ·	.   0			1.	0	2		0	- 1	16	1	1	-	_
Operation:		-Ao) ⊢ ← (		22-P	20)										Grouping: Description	Input/Outp : Transfers t		n <sup>;</sup> port P2 to register A.



IAP3 (Input	Accumulator from port P3)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (P3)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers t	he input of	port P3 to register A.
IAP4 (Input	Accumulator from port P4)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     1     0     0     1     0     0     2     2     6     4	words	cycles		
		1	1	-	-
Operation:	(A) ← (P4)	Grouping:	Input/Outp		
		Description	: Transfers t	he input of	port P4 to register A.
IAP5 (Input	Accumulator from port P5)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	$\begin{bmatrix} 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 \end{bmatrix}_2 \begin{bmatrix} 2 & 6 & 5 \end{bmatrix}_{16}$	words	cycles		
		1	1	-	_
Operation:	(A) ← (P5)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers t	he input of	port P5 to register A.
IAP6 (Input	Accumulator from port P6)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		-
		1	1	-	-
Operation:	(A) ← (P6)	Grouping:	Input/Outp	ut operatio	
oporation					port P6 to register A.



<b>INY</b> (INcrer	nent	reg	iste	rY)																	
Instruction code	D9	0	0	0 0	) 1	1	0 0	0	1	C	<b>)</b> 0	Γ	0	1	3	2		Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0		<u>'</u>			0	1	'	:	2 Ľ	5			<u></u> 1€	\$	1	1	-	(Y) = 0
Operation:	(Y)	← (Y	′) + 1														- E	Grouping: Description	sult of a register ` skipped. V	the conten ddition, w Y is 0, th Vhen the c	ts of register Y. As a re- when the contents of e next instruction is contents of register Y is ction is executed.
LA n (Load	n in	Aco	cum	ulator	r)																
Instruction code	D9	0	0	1 1	1 1	1	n	n	n	C r	)0 h		0	7	r	ר ז		Number of words	Number of cycles	Flag CY	Skip condition
											2	2 L				<u> </u> 16	5	1	1	-	Continuous description
Operation:	(A)	← n																Grouping:	Arithmetic	operation	
	n =	0 to	15															Description	register A. When the coded and struction	LA instruc d executed is exec	the immediate field to tions are continuously d, only the first LA in- uted and other LA d continuously are
LXY x, y (L	oad	rea	iste	r X a	nd `	Yw	/ith :	ха	and	V)	)										
Instruction code	D9	1	<b>X</b> 3					y2	y1	D	)0 /0 /	Γ	3	x		y 16		Number of words	Number of cycles	Flag CY	Skip condition
							<u>y</u> 5	y2	y i	,	<u></u> 2	2 L	0	_ ^		<u>′</u> 16	Ì	1	1	-	Continuous description
Operation:				) to 15														Grouping:	RAM add	resses	
	(Y)	← y	y = 0	) to 15														Descriptior	register X field to re tions are only the	, and the v egister Y. \ continuous first LXY i · LXY instr	In the immediate field to ralue y in the immediate When the LXY instruc- ly coded and executed, Instruction is executed uctions coded continu-
LZ z (Load	regi	ster	Ζw	ith z	)																
Instruction code	D9	0	0	1 0		0	1	0	Z1	T	)0 20	Γ	0	4	8	3		Number of words	Number of cycles	Flag CY	Skip condition
		-									:	2 L	-		+	Z_16	ì	1	1	-	-
Operation:	(Z)	← z	z = 0	to 3													- H	Grouping: Descriptior	RAM add Loads the register Z	e value z ir	the immediate field to



NOP (No O	Pera	atior	ר)														
Instruction	D9								D0					Number of		Flag CY	Skip condition
code	0	0	0	0	0 0	0 0	) 0	0	0	2 0	)	0	0 16	words	cycles		
	0	0	•	•						2	<u> </u>	•	16	1	1	-	_
Operation:	(PC	) ← (	(PC)	+ 1										Grouping:	Other oper	ration	
	<b>、</b>	,	( - )											Descriptio	n: No operat	ion; Adds	1 to program counter nain unchanged.
OP0A (Out	out r	ort	DU.	from	Acc	num	ulato	r)									
Instruction code	D9	0	0		1 0			1	D0 0	2 2	,	2	0 16	Number of words	Number of cycles	Flag CY	Skip condition
		0	0	0			0			2	-	2	<u>0</u> 16	1	1	-	-
Operation:	(P0)	← (	A)											Grouping:	Input/Outp	ut operatio	n
														Descriptio	n: Outputs th P0.	ne content	s of register A to port
OP1A (Out	out r	ort	P1 -	from	Acc	um	ulate	or)						1			
Instruction code	D9			Т				-	Do			2	4	Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1   C	0 (	0 0	0	1	2 2	<u> </u>	2	1	1	1	-	-
Operation:	(P1)	) ← (	A)											Grouping:	Input/Outp	ut operatio	n
														Descriptio	n: Outputs th P1.	ne content	s of register A to port
OP2A (Out	put p	ort	P2 -	from	Acc	cum	ulate	or)									
Instruction code	D9	0	0		1 0				D0 0	2 2	,	2	2 16	Number of words	Number of cycles	Flag CY	Skip condition
		0	0	0			, 10			2	-	2	<u>~</u> 16	1	1	-	-
Operation:	(P2)	) ← (	(A)											Grouping: Descriptio	Input/Outp n: Outputs th P2.		n s of register A to port



OP3A (Out	put port P3 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     0     0     1     1         2     2     3	words 1	cycles 1	_	_
Operation:	$(P3) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	: Outputs th P3.	ie content	s of register A to port
OP4A (Out	put port P4 from Accumulator)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
coue	<u>1 0 0 0 1 0 0 1 0 2 2 4 16</u>	1	1	-	-
Operation:	$(P4) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description			s of register A to port
OP5A (Out	put port P5 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 0 1 0 1 2 2 5	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(P5) \leftarrow (A)$	Grouping:	Input/Output		
		Description	: Outputs th P5.	e content	s of register A to port
OP6A (Out	put port P6 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 0 1 1 0 2 2 6 c	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(P6) ← (A)	Grouping: Description	Input/Outputs th P6.		n s of register A to port



OR between accumulator and memory)						
D9 D0	Number of	Number of	Flag CY	Skip condition		
0 0 0 0 0 1 1 0 0 1 2 0 1 9 16	words 1	cycles 1	_			
$(A) \leftarrow (A) \text{ OR } (M(DP))$	Grouping:		-			
	Description:	tents of re	egister A	and the contents of		
or OFf)						
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	1	1	-	-		
Transition to RAM back-up mode	Grouping:	Other oper	ation			
	Description		-	RAM back-up state by		
	executing the POF instruction after execut- ing the EPOF instruction.					
	Note:	executing	this instruc	n is not executed before ation, this instruction is instruction.		
te Accumulator Right)						
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	1	1	0/1	-		
⊢CY]→[A3A2A1A0]	Grouping:	Arithmetic	operation			
	Description			ontents of register A in- of carry flag CY to the		
t Bit)						
D9 D0 0 1 0 0 1 1 i i 0 4 C	Number of words	Number of cycles	Flag CY	Skip condition		
, , , , , , , , , , , , , , , , , , ,	1	1	-	_		
$(Mj(DP)) \leftarrow 0$ j = 0  to  3	Grouping:         Bit operation           Description:         Clears (0) the contents of bit j (bit specifie by the value j in the immediate field) of M(DP).					
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c } \hline Ds & D0 & V & V & V & V & V & V & V & V & V & $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		

RENESAS

RC (Reset	Carr	<u>y fl</u> a	ag)																
Instruction	D9								D0					Number of	Number of	Flag CY	Skip condition		
code	0	0	0	0 (	) 0	0	1	1	0	] [	0	0	6 <sub>16</sub>	words	cycles				
										JZ L			10	1	1	0	-		
Operation:	(CY	) ←	0											Grouping:	Arithmetic	operation			
	(0.	$(CY) \leftarrow 0$											: Clears (0)		g CY.				
													••••		, ,				
RD (Reset	port	D s	pec	ified	by re	egis	ster	Y)						1		1			
Instruction code	D9 D0									1 Г		Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0 (	)   1	0	1	0	0	2	0	1	4 16	1	1	-	-		
Operation:	(D()	()) ←	- 0											Grouping:	Input/Outp	ut operatio	n		
•	How	veve	r,												: Clears (0)		oort D specified by reg-		
	(Y) = 0  to  7											ister Y.							
RT (ReTurr	n fror	n s	ubro	outine	e)														
Instruction	D9				,				D0					Number of	Number of	Flag CY	Skip condition		
code	0	0 0 1 0	) 0	0 0 1 0 0 2 0 4 4 16	words	cycles													
													110	1	2	-	-		
Operation:	(PC	) ←	(SK(	SP))										Grouping: Return operation					
	$(SP) \leftarrow (SP) - 1$										<b>Description:</b> Returns from subroutine to the routine called the subroutine.								
RTI (ReTur	n fro	m l	nter	rupt)															
Instruction	D9								D0					Number of	Number of	Flag CY	Skip condition		
code	0	0	0	1 (	) 0	0	1	1	0	2	0	4	6 <sub>16</sub>	words	cycles				
														1	1	-	-		
Operation:	(PC	) ←	(SK(	SP))										Grouping:	Return ope	eration			
	(SP	) ←	(SP)	- 1										Description: Returns from interrupt service routine to					
												main routine.							
														Returns each value of data pointer (X carry flag, skip status, NOP mode sta the continuous description of the LA/L					
																	and register B to the		
															states just	-	-		
	-																		



RTS (ReTu	rn fro	m	subr	outin	e ar	nd Sl	kip)													
Instruction	D9								D0						Number of	Number of	Flag CY	Skip condition		
code	0	0	0	1 0	0	0	1	0	1	] [	0	4	5 1		words	cycles				
		•	•	.   0		0	<u> </u>	•		12 L			1	6	1	2	-	Skip at uncondition		
Operation:	(PC)	← (	SK(S	SP))			-								Grouping:	Return ope	eration			
-pointerio	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$												Description			outine to the routine				
	( )														-	called the	subroutine	, and skips the next in-		
																struction a	t unconditi	on.		
SB j (Set Bi	it)																			
Instruction	D9								D0						Number of	Number of	Flag CY	Skip condition		
code	0	0	0	1 0	1	1	1	i	j	] [	0	5	C +j_1	_	words	cycles				
							<u> </u>			12 L				o	1	1	-	-		
Operation:	(1.4;/1	ייטר	. 1											_	Grouping:	Bit operation				
operation.	(Mj(DP)) ← 1 j = 0 to 3															of bit j (bit specified by				
	] 0	] = 0.000											Decemption			nediate field) of M(DP).				
																· · · · · ,				
SC (Set Ca	rry fla	ag)																		
Instruction	D9	0,							D0						Number of	Number of	Flag CY	Skip condition		
code	0	0	0	0 0	0	0	1	1	1	] [	0	0	7		words	cycles		-		
							<u> </u>			12 L			1(	6	1	1	1	-		
Operation:	(CY)	, .	1												Crouning	Arithmatia	anaratian			
operation.	(01)	<u> </u>													Grouping:	Arithmetic : Sets (1) to		CY		
															Description	. 0013 (1) 10	carry nag	01.		
SD (Set por	t D s	pe	cified	d by i	eais	ster `	Y)													
Instruction	D9	1			- 3.		.,		D0						Number of	Number of	Flag CY	Skip condition		
code	0	0	0	0 0	1	0	1	0	1	1 [	0	1	5		words	cycles	- 5 -			
		•	•	0 0	<b>'</b>	Ū		U		2	•	•	1	6	1	1	-	_		
Operation:	(D(Y														Grouping:	Input/Outp				
	(Y) =	= 0 to	o 7												<b>Description:</b> Sets (1) to a bit of port D specified by regis-					
																ter Y.				



	<b>`</b>						
SEA n (Ski	p Equal, Accumulator with immediate data n)						
Instruction code	D9 D0 0 0 0 1 0 0 1 0 1 0 2 5 16	Number of cycles	Flag CY	Skip condition			
		2	2	-	(A) = n		
	0 0 0 1 1 1 n n n n <sub>2</sub> 0 7 n <sub>16</sub>	Grouping:	Compariso	n operatio	n		
Operation:	(A) = n ? n = 0 to 15	Description: Skips the next instruction when the con- tents of register A is equal to the value n in the immediate field. Executes the next instruction when the con- tents of register A is not equal to the value n in the immediate field.					
SEAM (Ski	p Equal, Accumulator with Memory)	•					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	(A) = (M(DP))		
Operation:	(A) = (M(DP)) ?	Grouping: Comparison operation					
		Description	<ul> <li>Description: Skips the next instruction when the contents of register A is equal to the contents of M(DP).</li> <li>Executes the next instruction when the contents of register A is not equal to the contents of M(DP).</li> </ul>				
SNZ0 (Skin	o if Non Zero condition of external 0 interrupt reques	st flag)					
Instruction code	D9 D0 0 0 0 0 1 1 1 0 0 0 0 3 8 to	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	V10 = 0: (EXF0) = 1		
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping: Interrupt operation					
	After skipping, (EXF0) $\leftarrow$ 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1)	Description: When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF is "1." After skipping, clears (0) to the EXF flag. When the EXF0 flag is "0," execute the next instruction. When V10 = 1 : This instruction is equiv- lent to the NOP instruction.					
SNZ1 (Skip	o if Non Zero condition of external 1 interrupt reques	st flag)					
Instruction code	D9 D0 0 0 0 0 1 1 1 0 0 1 0 3 9 10	Number of words	Number of cycles	Flag CY	Skip condition		
	2 2 2 10 16	1	1	-	V11 = 0: (EXF1) = 1		
Operation:	V11 = 0: (EXF1) = 1 ?	Grouping: Interrupt operation					
	After skipping, $(EXF1) \leftarrow 0$ V11 = 1: SNZ1 = NOP (V11 : bit 1 of the interrupt control register V1)	Description	when exter is "1." After flag. Wher the next ins	rnal 1 inter r skipping, n the EXF struction. = 1 : This	bes the next instruction rupt request flag EXF1 clears (0) to the EXF1 1 flag is "0," executes a instruction is equiva- uction.		



SNZAD (SI	kip if Non Zero condition of A/D conversion completi	ion flag)						
Instruction code	D9 D0 1 0 1 0 0 0 0 1 1 1 2 8 7 46	Number of words	Number of cycles	Flag CY	Skip condition			
		1	1	_	V22 = 0: (ADF) = 1			
Operation:	V22 = 0: (ADF) = 1 ?	Grouping:	A/D conve	rsion opera	ation			
	After skipping, (ADF) $\leftarrow$ 0	Description	: When V22	= 0 : Ski	os the next instruction			
	V22 = 1: SNZAD = NOP		when A/D	conversio	n completion flag ADF			
	(V22 : bit 2 of the interrupt control register V2)				, clears (0) to the ADF			
			flag. When	the ADF f	lag is "0," executes the			
			next instrue					
					instruction is equiva-			
			lent to the	NOP instru	uction.			
	p if Non Zero condition of external 0 Interrupt input p	, I	1	I				
Instruction code	D9 D0 0 0 0 0 1 1 1 0 1 0 2 0 3 A 16	Number of words	Number of cycles	Flag CY	Skip condition			
		1	1	-	I12 = 0 : (INT0) = "L" I12 = 1 : (INT0) = "H"			
Operation:	112 = 0 : (INT0) = "L" ?	Grouping:	Interrupt op					
	112 = 1 : (INT0) = "H" ?	Description			s the next instruction			
	(I12 : bit 2 of the interrupt control register I1)				T0 pin is "L." Executes			
			the next in pin is "H."	struction	when the level of INT0			
			•	– 1 · Skir	s the next instruction			
		when the level of INT0 pin is "H." Executes						
					when the level of INT0			
			pin is "L."					
SNZI1 (Ski	p if Non Zero condition of external 1 Interrupt input p	pin)						
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition			
0000	0 0 0 0 1 1 1 0 1 1 <sub>2</sub> 0 3 B <sub>16</sub>	1	1	_	I22 = 0 : (INT1) = "L" I22 = 1 : (INT1) = "H"			
Operation:	I22 = 0 : (INT1) = "L" ?	Grouping:	Interrupt or	peration				
-	I22 = 1 : (INT1) = "H" ?	<b>Description:</b> When I22 = 0 : Skips the next instruction						
	(I22 : bit 2 of the interrupt control register I2)	when the level of INT1 pin is "L." Executes						
				struction v	when the level of INT1			
			pin is "H." When 122	– 1 · Skir	s the next instruction			
					Γ1 pin is "H." Executes			
					when the level of INT1			
			pin is "L."					
· · ·	o if Non Zero condition of Power down flag)	1						
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition			
coue	0 0 0 0 0 0 0 0 1 1 2 0 0 3 16	1	1	-	(P) = 1			
Operation:	(P) = 1 ?	Grouping:	Other oper	ation				
oporation	(1) = 1	Description			tion when the P flag is			
			"1".		0			
			After skip	ping, the	P flag remains un-			
			changed.					
				the next in	nstruction when the P			
			flag is "0."					



SNZSI (Ski	p if Non Zero condition of Serial I/o interrupt reques	t flag)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
code	1     0     1     0     0     1     0     0     0     2     2     8     8     16	1	1	-	V23 = 0: (SIOF) = 1			
Operation:	V23 = 0: (SIOF) = 1 ?	Grouping:	Serial I/O c	peration				
•	After skipping, (SIOF) $\leftarrow 0$	Description	: When V23	= 0 : Skip	os the next instruction			
	V23 = 1: SNZSI = NOP		when seria	I I/O inter	rupt request flag SIOF			
	(V23 = bit 3 of interrupt control register V2)				clears (0) to the $\ensuremath{SIOF}$			
			-		flag is "0," executes			
			the next ins					
			lent to the l		instruction is equiva-			
			ient to the	NOP Instit				
·	ip if Non Zero condition of Timer 1 interrupt request	1		1				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition			
code	<u>1 0 1 0 0 0 0 0 0 0 0 </u> 2 <u>2 8 0</u> <sub>16</sub>	1	1	_	V12 = 0: (T1F) = 1			
Operation:	$V_{12} = 0: (T1F) = 1?$	Grouping:	Timer oper		- the second best weather			
	After skipping, (T1F) $\leftarrow$ 0 V12 = 1: SNZT1 = NOP	Description			os the next instruction			
	(V12 = bit 2 of interrupt control register V1)	when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction.						
			When V12 = 1 : This instruction is equiva-					
		lent to the NOP instruction.						
SNZT2 (Sk	ip if Non Zero condition of Timer 2 interrupt request	flag)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 1 0 0 0 0 0 1 <sub>2</sub> 2 8 1 <sub>16</sub>	words	cycles					
		1	1	-	V13 = 0: (T2F) = 1			
Operation:	V13 = 0: (T2F) = 1 ?	Grouping:	Timer oper					
	After skipping, (T2F) $\leftarrow$ 0	Description			os the next instruction			
	V13 = 1: SNZT2 = NOP				pt request flag T2F is			
	(V13 = bit 3 of interrupt control register V1)	"1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the						
			next instruction.					
					s instruction is equiva-			
			lent to the	NOP instru	uction.			
SNZT3 (Sk	ip if Non Zero condition of Timer 3 interrupt request	flag)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1     0     1     0     0     0     1     0     2     8     2       16     1     1     1     1     1     1     1     1     1     1	words	cycles					
		1	1	-	V20 = 0: (T3F) = 1			
Operation:	V20 = 0: (T3F) = 1 ?	Grouping:	Timer oper	ation	·			
	After skipping, (T3F) $\leftarrow$ 0	Description: When V20 = 0 : Skips the next instruction when timer 3 interrupt request flag T3F is						
	V20 = 1: SNZT3 = NOP							
	(V20 = bit 0 of interrupt control register V2)	"1." After skipping, clears (0) to the						
		flag. When the T3F flag is "0," executes th next instruction.						
		When $V20 = 1$ : This instruction is equiva						
			lent to the					



SNZT4 (Ski	ip if Non Zero condition of Timer 4 inerrupt request	flag)				
Instruction code	D9 D0 1 0 1 0 0 0 0 1 1 2 8 3 16	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 1 0 0 0 0 0 1 1 2 2 0 3 16	1	1	-	V21 = 0: (T4F) = 1	
Operation:	V21 = 0: (T4F) = 1 ? After skipping, (T4F) $\leftarrow$ 0 V21 = 1: SNZT4 = NOP (V21 = bit 1 of interrupt control register V2)	Grouping: Description	when time "1." After flag. Wher next instru	= 0 : Skip er 4 interru skipping, n the T4F f ction. = 1 : This	ps the next instruction upt request flag T4F is clears (0) to the T4F lag is "0," executes the s instruction is equiva- uction.	
	tem ReSeT)					
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	_	
Operation:	System reset occurrence	Grouping:	Other oper			
	i/o transmission/reception STart)					
Instruction code	D9 D0 1 0 1 0 0 1 1 1 0 2 9 E	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	(SIOF) $\leftarrow$ 0 Serial I/O transmission/reception start	Grouping: Description	Serial I/O o		ag and starts serial I/O.	
SZB j (Skip	if Zero, Bit)	1				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 0 1 0 0 j j <sub>2</sub> 0 2 j <sub>16</sub>	1	1	-	(Mj(DP)) = 0 j = 0 to 3	
Operation:	(Mj(DP)) = 0 ? j = 0 to 3	Grouping:Bit operationDescription:Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."Executes the next instruction when the contents of bit j of M(DP) is "1."				



SZC (Skip	if Zero, Carry flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 1 1 1 2 0 2 F <sub>16</sub>	words	cycles		
		1	1	-	(CY) = 0
Operation:	(CY) = 0 ?	Grouping:	Arithmetic	operation	
•		Description			uction when the con-
		-	tents of ca		
					CY flag remains un-
			changed.		-
			Executes t	he next ins	struction when the con-
			tents of the	e CY flag is	s "1."
SZD (Skip	if Zero, port D specified by register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 0 2 4 16	words	cycles		
		2	2	-	(D(Y)) = 0
	0 0 0 0 1 0 1 0 1 1 <sub>2</sub> 0 2 B <sub>16</sub>				(Y) = 0 to 7
Operation:	(D(Y)) = 0 ?	Grouping:	Input/Outp	ut operatio	n
Operation.	(Y) = 0  to  7	Description			ction when a bit of port
			D specified	d by registe	er Y is "0." Executes the
			next instru	ction wher	the bit is "1."
T1AB (Tra	nsfer data to timer 1 and register R1 from Accumula	tor and rea	listor B)		
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	I lag C I	Skip condition
coue	1 0 0 0 1 1 0 0 0 0 <sub>2</sub> 2 3 0 <sub>16</sub>	1	1	_	_
		1			
Operation:	(T17−T14) ← (B)	Grouping:	Timer oper		
	$(R17-R14) \leftarrow (B)$	Description			nts of register B to the
	(T13−T10) ← (A)		0		imer 1 and timer 1 re-
	$(R13-R10) \leftarrow (A)$		load regist	ter R1. Tra	insfers the contents of
			0		order 4 bits of timer 1
			and timer	1 reload re	gister R1.
· · · · · · · · · · · · · · · · · · ·	nsfer data to timer 2 and register R2 from Accumula		,		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 1 <sub>2</sub> 2 3 1 <sub>16</sub>	1	1	_	
		I	I	_	-
Operation:	(T27−T24) ← (B)	Grouping:	Timer oper		
	$(R27-R24) \leftarrow (B)$	Description			nts of register B to the
	(T23–T20) ← (A)		high-order	4 bits of t	imer 2 and timer 2 re-
	$(R23-R20) \leftarrow (A)$		load regist	er R2. Tra	nsfers the contents of
			register A	to the low-	order 4 bits of timer 2
			and timer 2	2 reload re	gister R2.



**Operation:** 

 $(T47-T44) \leftarrow (B)$ 

 $(T43-T40) \leftarrow (A)$ 

 $(R4L7-R4L4) \leftarrow (B)$ 

 $(R4L3-R4L0) \leftarrow (A)$ 

Instruction code	D9 D0 1 0 0 0 1 1 0 0 1 0 2 3 2 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(T37–T34) ← (B)	Grouping:	Timer oper	ation	
-	$(R37-R34) \leftarrow (B)$	Description	: Transfers	the conter	nts of register B to the
	$(T33-T30) \leftarrow (A)$		high-order	4 bits of t	imer 3 and timer 3 re-
	$(R33-R30) \leftarrow (A)$		load regist	er R3. Tra	insfers the contents of
			register A	to the low-	order 4 bits of timer 3
			and timer 3	3 reload re	gister R3.
T4AB (Tran	sfer data to timer 4 and register R4L from Accumula	tor and re	gister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		-
		1	1	_	_

Grouping:

Timer operation

Description: Transfers the contents of register B to the

and timer 4 reload register R4L.

high-order 4 bits of timer 4 and timer 4 re-

load register R4L. Transfers the contents of

register A to the low-order 4 bits of timer 4

\_

#### MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

T3AB (Transfer data to timer 3 and register R3 from Accumulator and register B)

T4HAB (Tr	ansfer data to regis	ster R4H from A	ccumulator and	d re	gister B)			
Instruction code	D9 1 0 0 0 1		$\begin{bmatrix} 2 & 3 & 7 \end{bmatrix}$	1	Number of words	Number of cycles	Flag CY	Skip condition
			2 2 3 7	16	1	1	-	-
Operation:	$(R4H7-R4H4) \leftarrow (B)$				Grouping:	Timer oper	ation	
	(R4H3–R4H0) ← (A)			-	Description	high-order load registe register A	4 bits of t er R4H. Tra to the low-	ts of register B to the imer 4 and timer 4 re- ansfers the contents of order 4 bits of timer 4 gister R4H.

T4R4L (Tra	nsfe	er da	ata	to ti	mei	r 4 f	rom	n re	gist	er F	4L	_)							
Instruction code	D9		4	0		4		4	4	D0	1		0	-	7	Number of words	Number of cycles	Flag CY	Skip condition
ooue	1	0	1	0	0	1	0	1	1	1	2	2	9	7	16	1	1	-	-
Operation:	(T4	7–T4	4) ←	- (R4	1L7-	R4L	4)									Grouping:	Timer oper	ation	
-	(T4	3–T4	, → (0	- (R4	1L3—	R4L	0)									Description	: Transfers	the conte	nts of reload register
																	R4L to time	er 4.	



TAB (Trans	sfer	data	to A	ccum	nulat	tor fro	om re	gi	ster	B)							
Instruction	D9							l	D0					Number of	Number of	Flag CY	Skip condition
code	0	0	0	0 0	1	1	1 1		0	0	1	E		words	cycles		
	L								2				16	1	1	-	-
Operation:	(A)	← (E	3)											Grouping:	Register to	register tr	ansfer
	. ,													Description	: Transfers	the conten	ts of register B to reg-
															ister A.		
TAB1 (Tran	nsfer	. dat	a to	Accu	mula	ator a	and re	egi	ister	r B f	ron	n tir	ner	1)			
Instruction	D9							-	D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	1 1	1	0	0 0		0	2	7	0		words	cycles		
		1			1				2		-		16	1	1	-	-
Operation:	(B)	← (1	17–T	14)										Grouping:	Timer oper	ation	
-			13–T											Description	: Transfers t	he high-or	der 4 bits (T17–T14) of
															timer 1 to i		
																	der 4 bits (T13-T10) of
															timer 1 to I	egister A.	
TAB2 (Tran	nsfer	. dat	a to	Accu	mul	ator a	and re	ea	ister	r B f	ron	n tir	ner	2)			
Instruction	D9	uui	<u>a 10</u>	/ 1004					D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	1 1	1	0	0 0	1	1	2	7	1		words	cycles	- 5 -	p
									2				16	1	1	-	-
Operation:	(B)	← (1	27–T	24)										Grouping:	Timer oper	ation	
			23–T											Description			der 4 bits (T27-T24) of
															timer 2 to I	-	
																	der 4 bits (T23-T20) of
															timer 2 to i	egister A.	
TAB3 (Tran	nsfer	dat	a to	Accu	mula	ator a	and re	egi	ister	r B f	ron	n tir	ner	3)			
Instruction	D9							-	D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	1 1	1	0	0 1		0	2	7	2	16	words	cycles		
						- <b>I</b> - <b>I</b>			2		-	_		1	1	-	-
Operation:	(B)	← (1	37–T	34)										Grouping:	Timer oper	ation	
	(A)	← (T	33–T	30)										Description			der 4 bits (T37–T34) of
															timer 3 to 1	egister B.	
																	der 4 bits (T33-T30) of
															timer 3 to 1	egister A.	



TAB4 (Tran	sfer data to	o Accun	nulat	or and	d re	gister	B fr	rom t	timer -	4)			
Instruction	D9					D0				Number of	Number of	Flag CY	Skip condition
code	1 0 0	1 1	1	0 0	1	1	2	7	3	words	cycles		
						2			16	1	1	-	-
Operation:	(B) ← (T47–	-T44)								Grouping:	Timer oper	ation	
-	(A) ← (T43–									Description			der 4 bits (T47–T44) of
		,									timer 4 to r	-	( )
												-	der 4 bits (T43–T40) of
											timer 4 to r	egister A.	
TABAD (Tra	ansfer data	to Acc	umul	ator a	nd i	regist	er B	fron	n regi	ster AD)			
Instruction	D9					D0			<u> </u>	Number of	Number of	Flag CY	Skip condition
code	1 0 0	1 1	1	1 0	0	1	2	7	9	words	cycles		
			•	.   0	Ů	2	-		16	1	1	-	_
Operation:		raion mod	. (01)	0)						Grouping:	A/D conver	sion opera	ation
Operation.	In A/D conver (B) $\leftarrow$ (AD9-			= 0),						Description			mode (Q13 = 0), trans-
	(A) ← (AD5-												4 bits (AD9-AD6) of
	In comparat		(Q13 =	= 1),							register AD	to registe	er B, and the middle-or-
	(B) ← (AD7-		(	,,							der 4 bits	(AD5-AD	D2) of register AD to
	(A) ← (AD3-	,									-		parator mode (Q13 = 1),
	(Q13 : bit 3 d		ntrol r	egister	Q1)								order 4 bits (AD7–AD4)
				0	,						-	-	ter B, and the low-order
	<u> </u>				-	• •	<u> </u>				4 bits (AD3	-AD0) of re	egister AD to register A.
TABE (Trar		o Accur	nulat	or an	d re	-	Bt	rom	regist		1	T	1
Instruction	D9					D0				Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0	0 1	0	1 0	1	02	0	2	A 16	1	1		
											1	_	_
Operation:	(B) ← (E7–E	<b>E</b> 4)								Grouping:	Register to	register ti	ransfer
-	(A) ← (E3–E	Eo)									-	-	order 4 bits (E7-E4) of
										-	register E	to register	B, and low-order 4 bits
											of register	E to regist	er A.
TABP p (Tr	ansfer data	a to Acc	umu	lator a	and	regis	ter E	3 fror	m Pro	gram mem	ory in page	ep)	
Instruction	D9					D0				Number of	Number of	Flag CY	Skip condition
code	0 0 1	0 p5	p4	рз р2	p1	p0	0	8 +p	p	words	cycles		
		<u> </u>	II_			2		1 1 1	10	1	3	-	-
Operation:	$(SP) \leftarrow (SP)$	) + 1								Grouping:	Arithmetic	operation	I
-	$(SK(SP)) \leftarrow$									Description			to register D, bits 7 to 4
	$(PCH) \leftarrow p$												is 3 to 0 to register A. the ROM pattern in ad-
	$(PCL) \leftarrow (DI)$ $(DR_2) \leftarrow 0$	.≺2−DR0, /	A3–A0	))							dress (DR2	DR1 DR0	A3 A2 A1 A0)2 specified
	$(DR_2) \leftarrow 0$ (DR1, DR0)	← (ROM	(PC))	9, 8						Notes = in	by registers		
	$(B) \leftarrow (ROM)$										0 to 47 for N 519M8E8.	134519Mt	6, and p is 0 to 63 for
	$(A) \leftarrow (ROM)$	1(PC))3–0								When	this instructi		cuted, be careful not to
	$(PC) \leftarrow (SK)$									over t used.	he stack bec	ause 1 sta	age of stack register is
	$(SP) \leftarrow (SP)$	<u>) — 1</u>								used.			



TABPS (Tra	ansfe	er d	ata	to Ac	cur	mu	lator	ar	nd r	egi	ste	r B	fror	mΡ	re	Scaler)			
Instruction	D9									D0						Number of	Number of	Flag CY	Skip condition
code	1	0	0	1 '		1	0	1	0	1	1	2	7	5	1	words	cycles		·
	[	0	0			<u> </u>	0	<u> </u>	0		2	2	1	5	16	1	1	-	-
Operation:	(B) •	(⊤	PS7-	-TPS4	)											Grouping:	Timer oper	ration	
				-TPS												Description	: Transfers TPS4) of	the high prescale he low-ord	order 4 bits (TPS7– r to register B, and er 4 bits (TPS3–TPS0) er A.
TABSI (Tra	nsfe	r da	ta to		um	ามไล	ator	and	d re	sine	ter	· R f	rom	n re	ais	ter SI)			
Instruction	D9							_		Do	1			1	<u>פוס</u>	Number of words	Number of cycles	Flag CY	Skip condition
code	1	0	0	1 ′		1	1	0	0	0	2	2	7	8	16	1	1	-	_
Operation:	(R)	د (٩	17–S	14)												Grouping:	Serial I/O	neration	1
operation.			13–S													Description			rder 4 bits (SI7–SI4) of
																	transfers t	the low-or	SI to register B, and der 4 bits (SI3–SI0) of to register A.
TAD (Trans	sfer c	lata	to A	Accu	nul	ato	or fro	m	rec	niste	r ۲	וכ							
Instruction	D9	auu	107	tooui	nui	aic	// // С		102	Do		-)				Number of	Number of	Flag CY	Skip condition
code	0	0	0	1 (	) /	1	0	0	0	1	1	0	5	1	1	words	cycles	l'iag e i	onp condition
		0	0		,	•	0	0	0	1	2	0	5	•	16	1	1	-	-
Operation:	•	-Ao) ← 0	•	)R2–D	R0)											Grouping: Description		the conter	nts of register D to the
																			Ao) of register A.
																Note:			on is executed, "0" is a) of register A.
TADAB (Tr	ansf	er d	ata	to re	gist	ter	AD 1	froi	m A		Jm	ulat	tor f	rom	n re	<u> </u>		1	
Instruction code	D9	0	0	0 -		1	1	0	0	D0	1	2	3	9	]	Number of words	Number of cycles	Flag CY	Skip condition
				-				-	-		2			_	16	1	1	-	_
Operation:	`		,	- (B) - (A)												Grouping: Description	struction is In the com fers the of high-order register, a the low-ord tor register	conversion equivalent parator m contents 4 bits (AD nd the con der 4 bits (A	mode (Q13 = 0), this in- to the NOP instruction. node (Q13 = 1), trans- of register B to the 17-AD4) of comparator netents of register A to AD3-AD0) of compara-
																	$(Q_13 = DIt)$		ontrol register Q1)



TAI1 (Trans	sfer data to Accumulator from register 11)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     0     0     1     1         2     5     3	words	cycles 1	_	
Operation:	$(A) \leftarrow (I1)$	Grouping:	Interrupt of		
		Description	: Transfers register I1		ts of interrupt control A.
TAI2 (Trans	sfer data to Accumulator from register I2)				
Instruction code	D9 D0 1 0 0 1 0 1 0 1 0 0 2 5 4 4	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(A) \leftarrow (I2)$	Grouping:	Interrupt of	peration	
		Description	: Transfers register I2		ts of interrupt control A.
	sfer data to Accumulator from register J1)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 0 0 0 0 1 0 <sub>2</sub> 2 4 2 <sub>16</sub>	1	1	-	-
Operation:	$(A) \leftarrow (J1)$	Grouping:	Serial I/O o	peration	
-		Description	: Transfers register J1		ts of serial I/O control A.
TAK0 (Trar	nsfer data to Accumulator from register K0)				
Instruction code	D9 D0 1 0 0 1 0 1 0 1 0 2 5 6 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(A) \gets (K0)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers control reg		nts of key-on wakeup register A.



TAK1 (Trar	nsfer	· dat	a to	Accu	Imul	ator	from	re	giste	er K	I)						
Instruction	D9								D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	1 0	1	1	0	0	1	2	5	9	10	words	cycles		
									12				16	1	1	-	-
Operation:	(A)	۲) →	(1)											Grouping:	Input/Outp	ut operatio	ก
oporation	(, ,)	· (.	,											Description		•	nts of key-on wakeup
														_	control reg	ister K1 to	register A.
TAK2 (Trar	nsfer	<sup>-</sup> dat	a to	Accu	imul	ator	from	re	giste	er K2	2)				1		
Instruction	D9								D0				_	Number of	Number of	Flag CY	Skip condition
code	1	0	0	1 0	1	1	0	1	0	2	5	A	16	words	cycles		
						11			2			-		1	1	-	-
Operation:	(A)	۲) →	(2)											Grouping:	Input/Outp	-	
														Description			nts of key-on wakeup
															control reg	ister K2 to	register A.
	ofor	dat		A	mul	otori	rom		aiota								
TALA (Trar		uai	.a 10	ACCU	mui	atori	rom	re	-		9			Number	Number		
Instruction	D9			4					Do					Number of words	Number of cycles	Flag CY	Skip condition
code	1	0	0	1 0	0	1	0	0	1	2	4	9	16	1	1	_	_
Operation:	(A3	A2)	← (A	D1, AD	00)									Grouping:	A/D conve	rsion opera	ation
	(A1,	A0)	← 0											Description	: Transfers t	he low-ord	ler 2 bits (AD1, AD0) of
															-	-	h-order 2 bits (A3, A2)
															of register		
														Note:			n is executed, "0" is
															register A.	ine iow-or	der 2 bits (A1, A0) of
															register A.		
TAM j (Trar	nsfei	r dat	ta to	Acci	imul	ator	from	M	emo	rv)							
Instruction	D9	uu		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				• •		• 7 /				Number of	Number of	Flag CY	Skip condition
code	1	0	1	1 0	0	i	;	;		2	С	i		words	cycles	i lag o i	Chip Condition
		0	1		0	j	1   .	J	j 2	2		j	16	1	1	_	-
Operation:	• •	← (N												Grouping:	RAM to reg		
				OR(j)										Description			contents of M(DP) to
	j = (	) to 1	5												-		sive OR operation is
																	egister X and the value
																	eld, and stores the re-
															sult in regi	SIELA.	



TAMR (Tra	nsfe	r da	ta to	o Ac	cur	nul	ator	r fro	om	re	gist	er I	MF	R)							
Instruction	D9										D0						N	lumber of	Number of	Flag CY	Skip condition
code	1	0	0	1	0	1	0	0	1		0	2		5	2			words	cycles		
	Ŀ				Ū		<u> </u>	Ľ			2	2	. 1	•		16		1	1	-	-
Operation:	(A)	← (N	/R)														G	rouping:	Clock oper	ation	
•	. ,		,														D	escription	: Transfers	the conten	ts of clock control reg-
																			ister MR to	o register A	
TAPU0 (Tra	ansf	er d	ata t	to A	CCL	ımı	ulato	or f	rom	n re	egis	ster	Ρ	Ū	0)				1	1	
Instruction	D9	1									D0	_				_	N	lumber of words	Number of	Flag CY	Skip condition
code	1	0	0	1	0	1	0	1	1		1 2	2	2	5	7	16	-	1	cycles 1	_	_
Operation:	(Δ)	← (F																	In nut/Outn	ut an aratia	
operation.	(~)	() —	00)															rouping: escription	Input/Outp		ents of pull-up control
																			register Pl		
TAPU1 (Tra		er d	ata t	to A	CCL	Imu	ulato	or f	rom		-	ster	Ρ	U	1)						
Instruction	D9	1									Do	_				_		lumber of words	Number of cycles	Flag CY	Skip condition
code	1	0	0	1	0	1	1	1	1		0 2	2	2	5	E	16		1	1	-	_
Operation:	(A)	← (F	PU1)														G	rouping:	Input/Outp	ut operatio	)n
																				the conte	ents of pull-up control
TAQ1 (Trai	nsfei	' da	ta to	Ac	cun	nula	ator	frc	m ı	reo	giste	er (	Q1	)							
Instruction	D9			-						_	D0			,			N	lumber of	Number of	Flag CY	Skip condition
code	1	0	0	1	0	0	0	1	0		0	2	2	4	4			words	cycles		
											2	2				16		1	1	-	-
Operation:	(A)	← (0	ຊ1)															rouping: escription	A/D conve Transfers ter Q1 to r	the conten	ation ts of A/D control regis-



TAQ2 (Trar	nsfer da	ita to	Accu	nula	ator f	rom r	egis	ter C	Q2)	)					
Instruction	D9						D0					Number of	Number of	Flag CY	Skip condition
code	1 0	0	1 0	0	0	1 0	1		2	4	5 16	words	cycles		
				1				12 🗆			<u> </u>	1	1	-	-
Operation:	(A) ← (	Q2)										Grouping:	A/D conve	rsion opera	ation
												Description			ts of A/D control regis-
													ter Q2 to re		-
TAQ3 (Trar		ita to	Accu	mula	ator f	rom r	-	ter C	23)	)		1		1	
Instruction code	D9	0	1 0	0	0	1 1	D0		2	4	6 16	Number of words	Number of cycles	Flag CY	Skip condition
							0	2	2	4	16	1	1	-	-
Operation:	(A) ← (	Q3)										Grouping:	A/D conve		
												Description			ts of A/D control regis-
													ter Q3 to re	egister A.	
TASP (Trar	nsfer da	ta to	Accu	nula	ator f	rom S	Stacl	k Po	oint	er)		1			
Instruction	D9						D0					Number of	Number of	Flag CY	Skip condition
code	0 0	0	1 0	1	0	0 0	0	2	0	5	0 16	words 1	cycles 1	_	
Operations	(0.0.00)			<u></u>								Grouping	Bogistor to		ronafor
Operation:	(A2–A0) (A3) ←		P2-3P	0)								Grouping: Description	Register to : Transfers t		ts of stack pointer (SP)
	· · /														s (A2–A0) of register A.
												Note:			n is executed, "0" is
													stored to the	he bit 3 (As	B) of register A.
TAV1 (Tran	sfer da	ta to	Accur	nula	tor fr	om re	egist	er V	/1)			,		,	
Instruction	D9	<del></del>					D0					Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0	1 0	1	0	1 0	0	2	0	5	416	1	1	-	_
Operation:	(A) ← (	V1)										Grouping:	Interrupt o	neration	
oporation	(,,)、(	• • • •										Description			nts of interrupt control
													register V1	to registe	r A.



TAV2 (Tran	nsfer da	ata to	Accur	nula	tor fr	om re	egiste	r V2	2)					
Instruction	D9						Do		-		Number of	Number of	Flag CY	Skip condition
code	0 0	0 0	1 0	1	0	1 0	1	0	5	5 16	words	cycles		
							2			16	1	1	-	-
Operation:	(A) ←	(V2)									Grouping:	Interrupt o	peration	
											Description	: Transfers	the conter	nts of interrupt control
												register V2	2 to registe	r A.
TAW1 (Trai	insfer d	ata to	Accu	mula	ator f	rom r	egiste	er W	/1)					
Instruction	D9						D0				Number of	Number of	Flag CY	Skip condition
code	1 0	0	1 0	0	1 (	0 1	1	2	4	В <sub>16</sub>	words	cycles		
							2			10	1	1	-	-
Operation:	(A) ←	(W1)									Grouping:	Timer oper	ration	
											Description	: Transfers	the conten	ts of timer control reg-
												ister W1 to	register A	
TAW2 (Trai	insfer d	ata to	Accu	mula	ator f	rom r	egiste	er W	/2)					
Instruction	D9						D0				Number of	Number of	Flag CY	Skip condition
code	1 0	0 0	1 0	0	1	1 0	0	2	4	C 16	words	cycles		
										110	1	1	-	-
Operation:	(A) ←	(\\\/2)									Grouping:	Timer oper	ration	
operation.	(/ () <	(**2)									Description			ts of timer control reg-
												ister W2 to		-
													5	
TAW3 (Trai	insfer d	ata to	Accu	mula	ator f	rom r	egiste	er W	/3)					
Instruction	D9						D0		,		Number of	Number of	Flag CY	Skip condition
code	1 0	0 0	1 0	0	1	1 0	1	2	4	D	words	cycles		·
				Ů	•	.   °	2	L-	1.1	16	1	1	-	-
Operation:	(A) ←	(\W/3)									Crouning	Timer oper	l l	
operation.	(//) <	(000)									Grouping: Description			ts of timer control reg-
											Description	ister W3 to		-
													A Cylatel A	
											1			



TAW4 (Tra	nsfer data to Accumulator from register W4)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 0 <sub>2</sub> 2 4 E	words	cycles	_	
	1 0 0 1 0 0 1 1 0 2 2 4 2 16	1	1	-	-
Operation:	$(A) \leftarrow (W4)$	Grouping:	Timer oper	ration	
•					ts of timer control reg-
		-		o register A	-
				-	
TAW5 (Trar	nsfer data to Accumulator from register W5)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	_
Operation:	$(A) \leftarrow (W5)$	Grouping:	Timer oper	ration	
		Description	: Transfers	the conten	ts of timer control reg-
			ister W5 to	o register A	
TAW6 (Trai	nsfer data to Accumulator from register W6)			, ,	
Instruction		Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 0 0 0 0 <sub>2</sub> 2 5 0 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (W6)$	Grouping:	Timer oper	ration	
operation.		Description			ts of timer control reg-
				register A	•
				5	
TAX (Trans	fer data to Accumulator from register X)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 1 0 2 0 5 2	words	cycles	_	·
		1	1	-	-
Operation:	$(A) \gets (X)$	Grouping:	Register to	register tr	ansfer
Operation:	$(A) \leftarrow (A)$	Descriptior	-	-	ts of register X to reg-
		Docomption	ister A.		
		1			



TAY (Trans	fer dat	a to A	Accum	ulate	or fro	m reg	giste	rY)							
Instruction	D9						D0				Number of	Number of	Flag CY	Skip condition	
code	0 0	0 0	0 0	1	1	1 1	1	0	1	F 16	words	cycles			
								2 📖		16	1	1	-	-	
Operation:	(A) ←	(Y)									Grouping: Register to register transfer				
-											Description	: Transfers t	the content	s of register Y to regis-	
												ter A.			
TAZ (Trans	fer da	ta to /	Accum	ulate	or fro	om ree	aiste	rZ)							
Instruction	D9			1							Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0	0 0	1 0	1	0	0 1	1	2 0	5	3 16	1	1	-	-	
Operation:	(A1 A	$(7) \leftarrow (7)$	<b>(</b> 1 <b>Z</b> 0)								Grouping:	Register to	register tr	ansfer	
	$(A_3, A_2) \leftarrow 0$				Description			its of register Z to the							
					-	low-order 2	2 bits (A1, /	Ao) of register A.							
											Note:			n is executed, "0" is	
												register A.	the high-o	rder 2 bits (A3, A2) of	
TBA (Trans	sfer da	ta to	reaiste	er B	from	Accu	mula	ntor)							
Instruction	D9		regiote		nom	/1000	Do				Number of	Number of	Flag CY	Skip condition	
code		0 0	0 0	0	1	1 1	0	0	0	E	words	cycles	Tiag OT		
		<u> </u>	0 0	0	<b>'</b>		0	2	0	16	1	1	-	-	
Operation:	(B) ←	(A)									Grouping: Register to register transfer				
											Description			s of register A to regis-	
												ter B.			
TDA (Trans	sfer da	ta to	registe	er D	from	Accu	mula	ator)							
Instruction code	D9						D0				Number of words	Number of cycles	Flag CY	Skip condition	
coue	0 0	) 0	0 1	0	1	0 0	1	2 0	2	916	1	1	-	-	
Operation:	(DR2-	-DR0) <	— (A2—A	<b>\</b> 0)							Grouping:	Register to	o register tr	ansfer	
-											Description	: Transfers	the conter	nts of the low-order 3 er A to register D.	



TEAB (Tra	nsfer data to register E from Accumulator and regist	ter B)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 0 1 0 0 1 A	words	cycles			
	0 0 0 0 0 1 1 0 1 0 2 0 1 A 16	1	1	-	-	
Operation:	(E7–E4) ← (B)	Grouping:	Register to	b register t	ransfer	
•	$(E_3-E_0) \leftarrow (A)$	<b>Description:</b> Transfers the contents of register B to the				
		_		4 bits (E7	–E4) of register E, and	
			the conter	nts of regis	ter A to the low-order 4	
			bits (E3–E	0) of regist	er E.	
TFR0A (Tra	ansfer data to register FR0 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
		1	1	-	-	
Operation:	$(FR0) \leftarrow (A)$	Grouping:	Input/Outp		n	
operation.	$(1,0) \leftarrow (n)$				nts of register A to the	
		Decemption			control register FR0.	
			1			
TFR1A (Tra	ansfer data to register FR1 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles		•	
		1	1	-	-	
		<b>a</b> .		ļ		
Operation:	(FR1) ← (A)	Grouping:	Input/Outp			
		Description			nts of register A to the control register FR1.	
			portoutput	l structure	control register FRT.	
TER2A (Tr	ansfer data to register FR2 from Accumulator)					
Instruction		Number of	Number of	Flag CY	Skip condition	
code		words	cycles	riay C i	Skip condition	
coue	1 0 0 0 1 0 1 0 1 0 <u>1</u> 0 <u>2</u> 2 <u>4</u>	1	1	_	_	
Operation:	$(FR2) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n	
Description: Transfers the c				the conter	nts of register A to the	
			port output	structure	control register FR2.	



TFR3A (Tra	ansfer data to register FR3 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	_
Operation:	$(FR3) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conter	ts of register A to the
			port output	structure	control register FR3.
TI1A (Trans	sfer data to register I1 from Accumulator)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	Tiag CT	Skip condition
0000		1	1	-	_
Operation:	(I1) ← (A)	Grouping:	Interrupt or	peration	
		Description			s of register A to inter-
			rupt contro	l register l	1.
	for data to register 10 from Accumulator)				
Instruction	sfer data to register I2 from Accumulator)	Number of	Number of	Flag CY	Ohin eenditien
code		words	cycles	Flag CT	Skip condition
couc	1 0 0 0 0 1 1 0 0 0 <sub>2</sub> 2 1 8 <sub>16</sub>	1	1	-	_
Operation:		Crouning			
Operation:	$(12) \leftarrow (A)$	Grouping: Description	Interrupt op		s of register A to inter-
		Decemption	rupt contro		-
				- 5	
<b></b>					
· · · · · ·	sfer data to register J1 from Accumulator)	Number	Number of		
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
code	1       0       0       0       0       0       1       0       2       2       0       2       16	1	1	_	_
Operation:	$(J1) \leftarrow (A)$	Grouping:	Serial I/O c		· · · · · · · · · · · · · · · · · · ·
		Description	I/O control		s of register A to serial
				register J	



TK0A (Trar	nsfer data to register K0 from Accumulator)	_			
Instruction code	D9 D0 1 0 0 0 1 1 0 1 1 2 1 B c	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(K0) ← (A)	Grouping: Description	Input/Outp Transfers to on wakeup	the conten	ts of register A to key-
TK1A (Trar	sfer data to register K1 from Accumulator)	•			
Instruction code	D9 D0 1 0 0 0 1 0 1 0 0 2 1 4 4	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp		
		<b>Description:</b> Transfers the contents of register A to keyon wakeup control register K1.			
TK2A (Tran	sfer data to register K2 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 1 0 1 2 1 5	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(K2) ← (A)	Grouping:	Input/Outp		n ts of register A to key-
			on wakeup		
TMA j (Trar	nsfer data to Memory from Accumulator)				
Instruction code	D9 D0 1 0 1 0 1 1 j j j j 2 B j 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15	Grouping:RAM to register transferDescription:After transferring the contents of register A to M(DP), an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X.			



TMRA (Tra	nsfer data to register MR from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 1 1 0 2 1 6 46	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 0 1 0 2 2 1 0 16	1	1	-	-
Operation:	(MR) ← (A)	Grouping: Description	Other oper Transfers t control reg	the conten	ts of register A to clock
,	nsfer data to register PA from Accumulator)				
Instruction code	D9 D0 1 0 1 0 1 0 1 0 1 0 2 2 A A 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(PA₀) ← (A₀)	Grouping:	Timer oper		ts of lowermost bit (A0)
TPSAB (Tra	ansfer data to Pre-Scaler from Accumulator and reg	ister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     1     0     1     0     1     2     2     3     5	words 1	cycles 1	_	-
Operation:	$\begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array}$	Grouping:       Timer operation         Description:       Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.			
TPU0A (Tra	ansfer data to register PU0 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 1 1 0 1 2 2 D 10	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(PU0) ← (A)	Grouping: Description	Input/Outp Transfers t up control	the conten	ts of register A to pull-



TPU1A (Tra	ansfer data to register PU1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	1 0 0 0 1 0 1 1 0 2 2 2 1 16	1	1	-	-
Operation:	$(PU1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
-		Description			ts of register A to pull-
			up control	register PL	J1.
TQ1A (Trar	nsfer data to register Q1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 1 0 0 <sub>2</sub> 2 0 4 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(Q1) \leftarrow (A)$	Grouping:	A/D conve	rsion opera	ation
operation		Description			ts of register A to A/D
			control reg		
			0		
TQ2A (Trar	nsfer data to register Q2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	-
Operation:	$(Q2) \leftarrow (A)$	Grouping:	A/D conve	rsion opera	tion
Operation.	$(\mathbb{Q}_{2}) \leftarrow (\mathbb{A})$	Description			ts of register A to A/D
		Description	control reg		
TQ3A (Trar	nsfer data to register Q3 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		-
		1	1	-	-
				<u>   </u>	
Operation:	$(Q3) \leftarrow (A)$	Grouping:	A/D conver		
		Description			ts of register A to A/D
			control reg	ister Q3.	



TR1AB (Tra	ansfer data to register R1 from Accumulator and rec	gister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 1 1 1 1 <sub>2</sub> 2 3 F <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	(R17–R14) ← (B)	Grouping:	Timer oper	ation	
	$(R13-R10) \leftarrow (A)$	Description			its of register B to the
			-		7–R14) of reload regis-
					ents of register A to the
			ter R1.		-R10) of reload regis-
TR3AB (Tra	ansfer data to register R3 from Accumulator and reg	gister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 1 1 <sub>2</sub> 2 3 B <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	(R37–R34) ← (B)	Grouping:	Timer oper	ation	
•	(R33–R30) ← (A)				ts of register B to the
			-		7-R34) of reload regis-
					ents of register A to the
			ter R3.	4 DIIS (R33	-R30) of reload regis-
TRGA (Tra	nsfer data to register RG from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 0 0 1 <sub>2</sub> 2 0 9 <sub>16</sub>	words	cycles		
		1	1	_	-
Operation:	$(RG0) \leftarrow (A0)$	Grouping:	Clock cont	rol operation	on
		Description		he content	s of register A to regis-
			ter RG.		
	insfer data to register SI from Accumulator and regis	, ,			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1       0       0       1       1       1       0       0       0       2       2       3       8       16	1	1		
Operation:	$(SI7-SI4) \leftarrow (B)$	Grouping:	Serial I/O o	•	
	$(SI_3-SI_0) \leftarrow (A)$	Description			ts of register B to the
		high-order 4 bits (SI7–SI4) of serial I/O reg ister SI, and transfers the contents of			
					order 4 bits (SI3–SI0) of
			serial I/O re		



TV1A (Trar	nsfer data to register V1 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 1 1 1 1 1 <sub>0</sub> 0 3 F <sub>16</sub>	words	cycles			
	0 0 0 0 1 1 1 1 1 2 0 3 1 16	1	1	-	_	
Operation:	$(V1) \leftarrow (A)$	Grouping:	Interrupt o	peration		
•		Description	: Transfers	the content	s of register A to inter-	
			rupt contro	ol register ∖	/1.	
TV2A (Trar	sfer data to register V2 from Accumulator)					
Instruction		Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 1 1 1 1 0 2 0 3 E 16	words	cycles			
		1	1	-	-	
Operation:	$(V2) \leftarrow (A)$	Grouping:	Interrupt o	peration		
-		Description	: Transfers t	he content	s of register A to inter-	
			rupt contro	i register v	2.	
TW1A (Tra	nsfer data to register W1 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	_		
		l 1				
Operation:	$(W1) \leftarrow (A)$	Grouping: Timer operation				
		Description	: Transfers t control reg		s of register A to timer	
TW2A (Tra	nsfer data to register W2 from Accumulator)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
coue	1 0 0 0 0 0 1 1 1 1 2 2 0 F <sub>16</sub>	1	1	-	-	
Operation:	$(W2) \leftarrow (A)$	Grouping:	Timer oper	ation		
operation		Description		he content	s of register A to timer	



TW3A (Tra	nsfer data to register W3 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 0 <sub>2</sub> 2 1 0 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(W3) \leftarrow (A)$	Grouping:	Timer ope	ration	
		Descriptior	1: Transfers control reg		ts of register A to timer
TW4A (Tra	nsfer data to register W4 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 0 1 2 2 1 1 16	Number of words	Number of cycles	Flag CY	Skip condition
_		1	1	-	-
Operation:	$(W4) \leftarrow (A)$	Grouping:	Timer ope	ration	
		Description	n: Transfers control reg		ts of register A to timer
TW5A (Tran Instruction code	D9       D0         1       0       0       0       1       0       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1       2       1 <th>Number of words</th> <th>Number of cycles</th> <th>Flag CY</th> <th>Skip condition</th>	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	(W5) ← (A)	Grouping: Description	Timer oper Transfers t control reg	the content	ts of register A to timer
TW6A (Trai	nsfer data to register W6 from Accumulator)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
couc	1 0 0 0 0 1 0 0 1 1 <sub>2</sub> 2 1 3 <sub>16</sub>	1	1	-	-
Operation:	(W6) ← (A)	Grouping: Description	Timer oper Transfers t control reg	the content	ts of register A to timer



TYA (Trans	fer data to register Y from Accumulator)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 0 1 1 0 0 2 0 0 C <sub>16</sub>	words	cycles				
		1	1	-	-		
Operation:	$(Y) \gets (A)$	Grouping: Register to register transfer					
			: Transfers t	he conten	ts of register A to regis-		
			ter Y.				
WRST (Wa	tchdog timer ReSeT)						
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	(WDF1) = 1		
Operation:	(WDF1) = 1 ?	Grouping:	Other oper	ation			
	After skipping, (WDF1) $\leftarrow 0$	Description	: Skips the	next instr	uction when watchdog		
		timer flag WDF1 is "1." After skipping,					
				-	. When the WDF1 flag		
		is "0," executes the next instruction. A stops the watchdog timer function when					
				-	nstruction immediately		
			after the D				
VAMilaVa	hongo Accumulator and Mamony data)						
	hange Accumulator and Memory data)	Number of	Number of	Flag CY	Skip condition		
code		words	cycles	r lag C i	Skip condition		
	1 0 1 1 0 1 j j j j <sub>2</sub> 2 D j <sub>16</sub>	1	1	-	-		
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer		
-	$(X) \leftarrow (X) EXOR(j)$	Description			e contents of M(DP)		
	j = 0 to 15		with the co	ntents of r	egister A, an exclusive		
					ormed between regis-		
				-	in the immediate field,		
			and stores	the result	in register X.		
XAMD i (e)	Kchange Accumulator and Memory data and Decrer	nent registe	er Y and sk	(ip)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles				
	· · · · · · · · · · · · · · · · · · ·	1	1	-	(Y) = 15		
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to rec	gister trans	fer		
	$(X) \leftarrow (X) EXOR(j)$	Description	: After exch with the co	anging th	e contents of M(DP)		
	j = 0 to 15	with the contents of register A, an exclusive OR operation is performed between regis-					
	$(Y) \leftarrow (Y) - 1$		ter X and t	he value j	in the immediate field, in register X.		
			Subtracts 7	1 from the	contents of register Y.		
			As a resul	t of subtra	action, when the con-		
					15, the next instruction contents of register Y		
					struction is executed.		



XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)							
Instruction	D9 D0		Number of	Flag CY	Skip condition		
code	1 0 1 1 1 0 j j j j 2 E j 16	words	cycles				
		1	1	-	(Y) = 0		
Operation:	$(A) \longleftrightarrow (M(DP))$	Grouping: RAM to register transfer Description: After exchanging the contents of M(D					
operation.	$(X) \leftarrow (X) EXOR(j)$						
	i = 0 to 15			with the contents of register A, an exclusive OR operation is performed between regis-			
	$(Y) \leftarrow (Y) + 1$		ter X and the value j in the immediate field,				
	$(1) \leftarrow (1) + 1$		and stores	the result	in register X.		
			Adds 1 to the contents of register Y. As a re- sult of addition, when the contents of				
			register Y is 0, the next instruction is skipped. when the contents of register Y is				
					ction is executed.		



Parameter	r		Instruction code														
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexa	ade otati		Number ( words	Number o cycles	Function
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \leftarrow (A)$
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
	ΤΥΑ	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \gets (A)$
transfe	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$\begin{array}{l} (E7-E4) \leftarrow (B) \\ (E3-E0) \leftarrow (A) \end{array}$
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	A	1	1	$\begin{array}{l} (B) \leftarrow (E7\text{-}E4) \\ (A) \leftarrow (E3\text{-}E0) \end{array}$
er to r	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$(A_2-A_0) \leftarrow (DR_2-DR_0)$ $(A_3) \leftarrow 0$
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$\begin{array}{l} (A1, A0) \leftarrow (Z1, Z0) \\ (A3, A2) \leftarrow 0 \end{array}$
	ТАХ	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$
	LXY x, y	1	1	<b>X</b> 3	<b>X</b> 2	<b>X</b> 1	<b>X</b> 0	уз	y2	у1	у0	3	х	У	1	1	$ \begin{array}{l} (X) \leftarrow x \ x = 0 \ \text{to} \ 15 \\ (Y) \leftarrow y \ y = 0 \ \text{to} \ 15 \end{array} $
resses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z \ z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
2 2	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$
RAM to re	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0  to  15

#### MACHINE INSTRUCTIONS (INDEX BY TYPES)



Skip condition	Carry flag CY	Datailed description
	Ca	
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
-	-	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
_	-	Transfers the contents of register D to the low-order 3 bits (A2-A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
-	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
_	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.
_	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
_	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.

Parameter			Instruction code													
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexad nota	lecima ation	Number of words	Number o cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	07	'n	1	1	$(A) \leftarrow n$ n = 0 to 15
	TABP p	0	0	1	0	р5	p4	рз	p2	p1	po	0 8 -	3 p +p	1	3	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p (\text{Note}) \\ (\text{PCL}) \leftarrow (\text{DR}2\text{-}\text{DR}0, \text{A}3\text{-}\text{A}0) \\ (\text{DR}2) \leftarrow 0 \\ (\text{DR}1, \text{DR}0) \leftarrow (\text{ROM}(\text{PC}))9, 8 \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))7\text{-}4 \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))3\text{-}0 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \end{array}$
	АМ	0	0	0	0	0	0	1	0	1	0	00	) A	1	1	$(A) \leftarrow (A) + (M(DP))$
peration	AMC	0	0	0	0	0	0	1	0	1	1	0 (	) В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	06	ð n	1	1	(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0 1	8	1	1	$(A) \leftarrow (A) AND (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0 1	9	1	1	$(A) \leftarrow (A) \; OR \; (M(DP))$
	SC	0	0	0	0	0	0	0	1	1	1	0 0	) 7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0 0	) 6	1	1	$(CY) \leftarrow 0$
	szc	0	0	0	0	1	0	1	1	1	1	0 2	2 F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0 1	с	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0 1	I D	1	1	
	SB j	0	0	0	1	0	1	1	1	j	j	05	5 C +j	1	1	$(Mj(DP)) \leftarrow 1$ j = 0  to  3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0 4	+ C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0  to  3
Bit o	SZB j	0	0	0	0	1	0	0	0	j	j	02	2 j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0 2	2 6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0 0	0 1	1	0 1	0 n	1 n	0 n	1 n	02		2	2	(A) = n ? n = 0 to 15
	0 to 47 for M3															

Note: p is 0 to 47 for M34519M6,

p is 0 to 63 for M34519M8/E8.



Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	-	Transfers bits 9 and 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the re- sult in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	1	Sets (1) to carry flag CY.
_	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field. field.

Parameter						In	stru	ction	cod	le		_		er of Is	er of es	<b>-</b>
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		adecimal otation	Number ( words	Number o cycles	Function
	Ва	0	1	1	a6	a5	<b>a</b> 4	<b>a</b> 3	a2	aı	<b>a</b> 0	1	8 a +a	1	1	(PCL) ← a6–a0
ration	BL p, a	0	0	1	1	1	p4	рз	p2	p1	p0	0	Ер +р	2	2	(PCн) ← p (Note) (PCL) ← a6–a0
Branch operation		1	0	p5	<b>a</b> 6	a5	<b>a</b> 4	аз	a2	<b>a</b> 1	<b>a</b> 0	2	ра +а			
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1 0	2	2	(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	0	р5	p4	0	0	рз	p2	p1	p0	2	рр			
	BM a	0	1	0	<b>a</b> 6	<b>a</b> 5	a4	аз	a2	<b>a</b> 1	<b>a</b> 0	1	a a	1	1	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow 2 \\ (\text{PCL}) \leftarrow a6\text{-}a0 \end{array}$
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	p1	p0	0	Ср +р	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine o		1	0	p5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	a2	<b>a</b> 1	<b>a</b> 0	2	ра +а			$(PCL) \leftarrow a6-a0$
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3 0	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$
		1	0	р5	p4	0	0	рз	p2	p1	p0	2	рр			$(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0,A3-A0)$
	RTI	0	0	0	1	0	0	0	1	1	0	0	4 6	1	1	$\begin{array}{l} (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \end{array}$
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0	4 4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1
Retur	RTS	0	0	0	1	0	0	0	1	0	1	0	4 5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1

#### **MACHINE INSTRUCTIONS (continued)**

Note: p is 0 to 47 for M34519M6, p is 0 to 63 for M34519M8/E8.



Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
_	-	Branch out of a page : Branches to address a in page p.
-	-	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-		Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de- scription of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



Parameter			Instruction code														
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number words	Number o cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	A	1	1	l12 = 1 : (INT0) = "H" ?
uo																	l12 = 0 : (INT0) = "L" ?
Interrupt operation	SNZI1	0	0	0	0	1	1	1	0	1	1	0	3	В	1	1	I22 = 1 : (INT1) = "H" ?
Interrup																	I22 = 0 : (INT1) = "L" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	$(A) \leftarrow (V1)$
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	$(V1) \leftarrow (A)$
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (V2)$
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	$(V2) \leftarrow (A)$
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	(A) ← (I2)
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	$(I2) \leftarrow (A)$
	TPAA	1	0	1	0	1	0	1	0	1	0	2	A	А	1	1	$(PA0) \leftarrow (A0)$
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	$(A) \leftarrow (W1)$
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	$(A) \leftarrow (W2)$
u	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
eratic	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	$(A) \leftarrow (W3)$
Timer operation	ТѠЗА	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	$(W3) \leftarrow (A)$
Timé	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	$(A) \leftarrow (W4)$
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)



Skip condition	Carry flag CY	Datailed description
_	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
-	-	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	-	When $V10 = 0$ : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$ : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	-	When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	-	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control reg- ister I1)
(INT0) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	_	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control reg- ister I2)
(INT1) = "L" However, I22 = 0	-	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
-	-	Transfers the contents of interrupt control register V1 to register A.
-	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
-	-	Transfers the contents of register A to interrupt control register V2.
-	-	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.
-	-	Transfers the contents of interrupt control register I2 to register A.
_	-	Transfers the contents of register A to interrupt control register I2.
	-	Transfers the contents of register A to timer control register PA.
-	-	Transfers the contents of timer control register W1 to register A.
-	-	Transfers the contents of register A to timer control register W1.
_	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W3 to register A.
-	-	Transfers the contents of register A to timer control register W3.
-	-	Transfers the contents of timer control register W4 to register A.
-	-	Transfers the contents of register A to timer control register W4.

Parameter			Instruction code												er of ds er of es		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number ( words	Number o cycles	Function
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	$(W5) \leftarrow (A)$
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	$(A) \leftarrow (W6)$
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	$(W6) \leftarrow (A)$
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$\begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array}$
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$\begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array}$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$\begin{array}{l} (R17-R14) \leftarrow (B) \\ (T17-T14) \leftarrow (B) \\ (R13-R10) \leftarrow (A) \\ (T13-T10) \leftarrow (A) \end{array}$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Timer operation	ТАВЗ	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	$(R37-R34) \leftarrow (B)$ (T37-T34) $\leftarrow (B)$ (R33-R30) $\leftarrow (A)$ (T33-T30) $\leftarrow (A)$
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	(B) ← (T47–T44) (A) ← (T43–T40)
	T4AB	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ $(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$
	T4HAB	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37–R34) ← (B) (R33–R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47–T40) ← (R4L7–R4L0)



	Transfers the contents of timer control register W5 to register A.
	Transfers the contents of register A to timer control register W5.
	Transfers the contents of timer control register W6 to register A.
	Transfers the contents of register A to timer control register W6.
	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
-  -	Transfers the contents of timer 4 reload register R4L to timer 4.

Parameter			Instruction code												er of ber of ber of		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number words	Number o cycles	Function
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) $\leftarrow$ 0 V12 = 0: NOP
eration	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0 V13 = 0: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) $\leftarrow$ 0 V20 = 0: NOP
F	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	V21 = 0: (T4F) = 1 ? After skipping, (T4F) $\leftarrow$ 0 V21 = 0: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	$(P0) \leftarrow (A)$
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	$(P1) \leftarrow (A)$
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A2–A0) ← (P22–P20) (A3) ← 0
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P22–P20) ← (A2–A0)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A1, A0) ← (P31, P30)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P31, P30) ← (A1, A0)
	IAP4	1	0	0	1	1	0	0	1	0	0	2	6	4	1	1	$(A) \leftarrow (P4)$
	OP4A	1	0	0	0	1	0	0	1	0	0	2	2	4	1	1	$(P4) \leftarrow (A)$
	IAP5	1	0	0	1	1	0	0	1	0	1	2	6	5	1	1	(A) ← (P5)
tion	OP5A	1	0	0	0	1	0	0	1	0	1	2	2	5	1	1	(P5) ← (A)
Input/Output operation	IAP6	1	0	0	1	1	0	0	1	1	0	2		6	1	1	(A) ← (P6)
put o	OP6A	1	0	0	0	1	0	0	1	1	0		2		1	1	$(P6) \leftarrow (A)$
t/Out	CLD	0	0	0	0	0	1	0	0	0	1	0	1		1	1	$(D) \leftarrow 1$
ndul	RD	0	-		0		1				0			4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0  to  7
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ (Y) = 0  to  7
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0?
		0	0	0	0	1	0	1	0	1	1		2		1	1	(Y) = 0 to 7
	TAPU0	1	0	0	1	0	1	0	1	1	1		5		1	1	(A) ← (PU0)
	TPU0A	1	0	0	0	1	0	1	1	0	1		2		1	1	$(PU0) \leftarrow (A)$
	TAPU1	1	0	0	1	0	1	' 1	1	1	0		5			1	$(A) \leftarrow (PU1)$
	TPU1A	1	0	0	0	1	0	1	1	1	0		2				$(PU1) \leftarrow (A)$
		1	U	U	U	ſ	U	ſ	1	ı	U		۷	L			



Chip constitues	flag CY	Detailed description
Skip condition	Carry flag	Datailed description
V12 = 0: (T1F) = 1	-	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the con- tents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	-	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the con- tents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	-	Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 is "0" and the con- tents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V21 = 0: (T4F) =1	-	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the con- tents of T4F flag is "1." After skipping, clears (0) to T4F flag.
-	-	Transfers the input of port P0 to register A.
_	-	Outputs the contents of register A to port P0.
-	-	Transfers the input of port P1 to register A.
-	-	Outputs the contents of register A to port P1.
-	-	Transfers the input of port P2 to register A.
-	-	Outputs the contents of register A to port P2.
_	-	Transfers the input of port P3 to register A.
_	-	Outputs the contents of register A to port P3.
-	-	Transfers the input of port P4 to register A.
-	-	Outputs the contents of register A to port P4.
_	-	Transfers the input of port P5 to register A.
-	-	Outputs the contents of register A to port P5.
_	-	Transfers the input of port P6 to register A.
-	-	Outputs the contents of register A to port P6.
-	-	Sets (1) to all port D.
-	-	Clears (0) to a bit of port D specified by register Y.
-	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	-	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
_	_	Transfers the contents of pull-up control register PU0 to register A.
-	-	Transfers the contents of register A to pull-up control register PU0.
_	-	Transfers the contents of pull-up control register PU1 to register A.
-	-	Transfers the contents of register A to pull-up control register PU1.
	I	1

Ν	Parameter		Instruction code													-	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexa no	adeo otatio		Number ( words	Number of cycles	Function
Input/Output operation	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	ткоа	1	0	0	0	0	1	1	0	1	1	2	1	в	1	1	(K0) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	А	1	1	(A) ← (K2)
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	$(FR0) \leftarrow (A)$
	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	$(FR1) \leftarrow (A)$
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	А	1	1	$(FR2) \leftarrow (A)$
	TFR3A	1	0	0	0	1	0	1	0	1	1	2	2	В	1	1	$(FR3) \leftarrow (A)$
Serial I/O operation	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	$(B) \leftarrow (SI7\text{-}SI4) \ (A) \leftarrow (SI3\text{-}SI0)$
	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$
	SST	1	0	1	0	0	1	1	1	1	0	2	9	E	1	1	(SIOF) ← 0 Serial I/O starting
	SNZSI	1	0	1	0	0	0	1	0	0	0	2	8	8	1	1	V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow$ 0 V23 = 1: NOP
	TAJ1	1	0	0	1	0	0	0	0	1	0	2	4	2	1	1	$(A) \leftarrow (J1)$
	TJ1A	1	0	0	0	0	0	0	0	1	0	2		2	1	1	$(J1) \leftarrow (A)$
	CMCK	1	0	1	0	0	1	1	0	1	0	2	9	A	1	1	Ceramic resonator selected
tion	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
operation	СҮСК	1	0	1	0	0	1	1	1	0	1	2		D	1	1	Quartz-crystal oscillator selected
Clock o	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	(RG0) ← (A0)
ō	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	(MR) ← (A)



	۲ ک									
Skip condition	Carry flag	Datailed description								
-	_	Transfers the contents of key-on wakeup control register K0 to register A.								
-	_	Transfers the contents of register A to key-on wakeup control register K0 .								
-	-	Transfers the contents of key-on wakeup control register K1 to register A.								
-	-	Transfers the contents of register A to key-on wakeup control register K1.								
-	-	Transfers the contents of key-on wakeup control register K2 to register A.								
-	-	Transfers the contents of register A to key-on wakeup control register K2.								
-	-	Transferts the contents of register A to port output format control register FR0.								
-	-	Transferts the contents of register A to port output format control register FR1.								
-	-	Transferts the contents of register A to port output format control register FR2.								
-	-	Transferts the contents of register A to port output format control register FR3.								
-	_	Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of se- rial I/O register SI to register A.								
-	-	Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the con- tents of register A to the low-order 4 bits of serial I/O register SI.								
-	-	Clears (0) to SIOF flag and starts serial I/O.								
V23 = 0: (SIOF) = 1	-	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag.								
-	-	Transfers the contents of serial I/O control register J1 to register A.								
-	-	Transfers the contents of register A to serial I/O control register J1.								
-	-	Selects the ceramic resonator for main clock f(XIN).								
-	-	Selects the RC oscillation circuit for main clock f(XIN).								
-	-	Selects the quartz-crystal oscillation circuit for main clock f(XIN).								
-	-	Transfers the contents of clock control regiser RG to register A.								
-	-	Transfers the contents of clock control regiser MR to register A.								
-	-	Transfers the contents of register A to clock control register MR.								
L										



Parameter		Instruction code															
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number of words	Number o cycles	Function
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	Q13 = 0: (B) $\leftarrow$ (AD9-AD6) (A) $\leftarrow$ (AD5-AD2) Q13 = 1: (B) $\leftarrow$ (AD7-AD4) (A) $\leftarrow$ (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$\begin{array}{l} (A3,A2) \leftarrow (AD1,AD0) \\ (A1,A0) \leftarrow 0 \end{array}$
ition	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$
ion opera	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	$(ADF) \leftarrow 0$ A/D conversion starting
A/D conversion operation	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V21 = 0: (ADF) = 1 ? After skipping, (ADF) $\leftarrow$ 0 V22 = 1: NOP
A	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	$(A) \leftarrow (Q1)$
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	$(Q1) \leftarrow (A)$
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	$(A) \leftarrow (Q2)$
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	(Q2) ← (A)
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	$(A) \leftarrow (Q3)$
	ТQЗА	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	$(Q3) \leftarrow (A)$
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	в	1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
ation	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) $\leftarrow$ 0
Other operation	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
Ōŧ	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset occurrence

# MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



Skip condition	Carry flag CY	Datailed description
_		In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A/D control register Q1)
-	-	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	-	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
_	-	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1		When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
-	_	Transfers the contents of A/D control register Q1 to register A.
-	_	Transfers the contents of register A to A/D control register Q1.
-	-	Transfers the contents of A/D control register Q2 to register A.
_	-	Transfers the contents of register A to A/D control register Q2.
_	-	Transfers the contents of A/D control register Q3 to register A.
-	-	Transfers the contents of register A to A/D control register Q3.
-	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
-	_	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	_	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
_	_	System reset occurs.

## INSTRUCTION CODE TABLE

٦ ا	D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111		011000 011111
D3–D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F		18–1F
0000	0	NOP	BLA	SZB 0	BMLA	_	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32	TABP 48*	BML	BML	BL	BL	вм	в
0001	1	SRST	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33	TABP 49*	BML	BML	BL	BL	вм	в
0010	2	POF	_	SZB 2	_	_	ТАХ	A 2	LA 2	TABP 2	TABP 18	TABP 34	TABP 50*	BML	BML	BL	BL	BM	в
0011	3	SNZP	INY	SZB 3	_	_	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35	TABP 51*	BML	BML	BL	BL	BM	в
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36	TABP 52*	BML	BML	BL	BL	BM	В
0101	5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37	TABP 53*	BML	BML	BL	BL	BM	В
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38	TABP 54*	BML	BML	BL	BL	BM	В
0111	7	SC	DEY	-	-	-	-	A 7	LA 7	TABP 7	TABP 23	TABP 39	TABP 55*	BML	BML	BL	BL	BM	в
1000	8	-	AND	-	SNZ0	LZ 0	_	A 8	LA 8	TABP 8	TABP 24	TABP 40	TABP 56*	BML	BML	BL	BL	BM	В
1001	9	_	OR	TDA	SNZ1	LZ 1	_	A 9	LA 9	TABP 9	TABP 25	TABP 41	TABP 57*	BML	BML	BL	BL	BM	в
1010	А	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42	TABP 58*	BML	BML	BL	BL	BM	В
1011	В	AMC	-	-	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43	TABP 59*	BML	BML	BL	BL	BM	в
1100	С	TYA	СМА	-	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44	TABP 60*	BML	BML	BL	BL	BM	в
1101	D	_	RAR	-	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45	TABP 61*	BML	BML	BL	BL	BM	В
1110	E	тва	ТАВ	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46	TABP 62*	BML	BML	BL	BL	вм	в
1111	F	_	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47	TABP 63*	BML	BML	BL	BL	вм	в

The above table shows the relationship between machine language codes and machine language instructions. D<sub>3</sub>–D<sub>0</sub> show the low-order 4 bits of the machine language code, and D<sub>9</sub>–D<sub>4</sub> show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1р	paaa	aaaa
BLA	1p	pp00	рррр
BMLA	1p	pp00	рррр
SEA	00	0111	nnnn
SZD	00	0010	1011

• \* cannot be used in the M34519M6.

110000 111111 30–3F

LXY

	D9–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111
D3–Do	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
0000	0	-	ТѠЗА	OP0A	T1AB	-	TAW6	IAP0	TAB1	SNZT1	-	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0
0001	1	-	TW4A	OP1A	T2AB	-	-	IAP1	TAB2	SNZT2	-	-	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1
0010	2	TJ1A	TW5A	OP2A	ТЗАВ	TAJ1	TAMR	IAP2	TAB3	SNZT3	-	-	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2
0011	3	-	TW6A	ОРЗА	T4AB	-	TAI1	IAP3	TAB4	SNZT4	_	-	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3
0100	4	TQ1A	TK1A	OP4A	-	TAQ1	TAI2	IAP4	-	-	-	-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4
0101	5	TQ2A	TK2A	OP5A	TPSAB	TAQ2	-	IAP5	TABPS	_	-	-	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5
0110	6	ТQЗА	TMRA	OP6A	-	TAQ3	TAK0	IAP6	-	-	-	-	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6
0111	7	-	TI1A	-	T4HAB	-	TAPU0	-	-	SNZAD	T4R4L	-	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7
1000	8	-	TI2A	TFR0A	TSIAB	-	-	-	TABSI	SNZSI	-	_	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8
1001	9	TRGA	-	TFR1A	TADAB	TALA	TAK1	-	TABAD	_	-	-	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9
1010	А	_	-	TFR2A	. –	-	TAK2	-	-	-	смск	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10
1011	В	-	TK0A	TFR3A	TR3AB	TAW1	-	-	-	-	CRCK	-	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11
1100	с	-	-	-	-	TAW2	-	-	-	-	DWDT	-	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12
1101	D	-	-	TPU0A	. –	TAW3	-	-	-	-	сүск	-	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13
1110	E	TW1A	_	TPU1A	. –	TAW4	TAPU1	_	_	-	SST	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14
1111	F	TW2A	-	-	TR1AB	TAW5	-	-	-	-	ADST	-	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15

## **INSTRUCTION CODE TABLE (continued)**

The above table shows the relationship between machine language codes and machine language instructions. D<sub>3</sub>–D<sub>0</sub> show the loworder 4 bits of the machine language code, and D<sub>9</sub>–D<sub>4</sub> show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	The second word									
BL	1p	paaa	aaaa								
BML	1p	paaa	aaaa								
BLA	1р	pp00	рррр								
BMLA	1p	pp00	рррр								
SEA	00	0111	nnnn								
SZD	00	0010	1011								

## Absolute maximum ratings

Symbol	Parameter	Conc	ditions	Ratings	Unit
Vdd	Supply voltage			-0.3 to 6.5	V
VI	Input voltage			-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, P5, P6, D0–D7, RESET, XIN, VDCE				
VI	Input voltage Scк, Sin, CNTR0, CNTR1, INT0, INT1			-0.3 to VDD+0.3	V
VI	Input voltage AIN0-AIN7			-0.3 to VDD+0.3	V
Vo	Output voltage	Output transisto	ors in cut-off state	-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, P5, P6, D0–D7, RESET				
Vo	Output voltage Scк, Sout, CNTR0, CNTR1	Output transisto	ors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage XOUT			-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	42P2R-A	300	mW
Topr	Operating temperature range			-20 to 85	°C
Tstg	Storage temperature range			-40 to 125	°C



### **Recommended operating conditions 1**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditio	ons	N4'	Limits	N4	Unit
,				Min.	Тур.	Max.	V
Vdd	Supply voltage	Mask ROM version	$f(STCK) \le 6 MHz$	4.0		5.5	- V
	(when ceramic resonator/on-chip		f(STCK) ≤ 4.4 MHz	2.7		5.5	_
	oscillator is used)		f(STCK) ≤ 2.2 MHz	2.0		5.5	_
			f(STCK) ≤ 1.1 MHz	1.8		5.5	-
		One Time PROM version		4.0		5.5	-
			f(STCK) ≤ 4.4 MHz	2.7		5.5	_
			f(STCK) ≤ 2.2 MHz	2.5		5.5	+
Vdd	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
	(when RC oscillation is used)						<u> </u>
Vdd	Supply voltage	Mask ROM version	f(Xin) ≤ 50 kHz	2.0		5.5	V
	(when quartz-crystal oscillator is used)	One Time PROM version	1 1	2.5		5.5	V
Vram	RAM back-up voltage	Mask ROM version	at RAM back-up mode	1.6			V
		One Time PROM version	at RAM back-up mode	2.0			V
Vss	Supply voltage				0		V
Viн	"H" level input voltage	P0, P1, P2, P3, P4, P5, P6	6, D0–D7, VDCE, XIN	0.8Vdd		Vdd	V
Viн	"H" level input voltage	RESET		0.85Vdd		Vdd	V
Viн	"H" level input voltage	SCK, SIN, CNTR0, CNTR1	, INTO, INT1	0.85Vdd		Vdd	V
Vil	"L" level input voltage	P0, P1, P2, P3, P4, P5, P6	6, D0–D7, VDCE, XIN	0		0.2Vdd	V
VIL	"L" level input voltage	RESET		0		0.3Vdd	V
Vil	"L" level input voltage	SCK, SIN, CNTR0, CNTR1	, INTO, INT1	0		0.15Vdd	V
IOн(peak)	"H" level peak output current	P0, P1, P5, D0–D7	VDD = 5 V			-20	mA
		CNTR0, CNTR1	VDD = 3 V			-10	-
IOн(avg)	"H" level average output current	P0, P1, P5, D0–D7	VDD = 5 V			-10	mA
( 0,	(Note)	CNTR0, CNTR1	VDD = 3 V			-5	1
IOL(peak)	"L" level peak output current	P0, P1, P2, P4, P5, P6	VDD = 5 V			24	mA
· · ·		SCK, SOUT	VDD = 3 V			12	1
IOL(peak)	"L" level peak output current	P3, RESET	VDD = 5 V			10	mA
		,	VDD = 3 V			4	1
IOL(peak)	"L" level peak output current	D0-D5	VDD = 5 V			24	mA
		20 20	VDD = 3 V			12	1
Io∟(peak)	"L" level peak output current	D6, D7	VDD = 5 V			40	mA
ioc(poun)		CNTR0, CNTR1	VDD = 3 V			30	-
lo∟(avg)	"L" level average output current	P0, P1, P2, P4, P5, P6	VDD = 5 V			12	mA
IOL(UVG)	(Note)	Sck, Sout	VDD = 3 V			6	1
lo∟(avg)	"L" level average output current	P3, RESET	VDD = 5 V			5	mA
ioc(avg)	(Note)	1 3, RESET	VDD = 3V VDD = 3V			2	-
loL(avg)	"L" level average output current	D0-D5	VDD = 5 V VDD = 5 V			15	mA
iol(avy)	• •	00-05	VDD = 3 V VDD = 3 V			7	
	(Note)		VDD = 3 V VDD = 5 V			30	mA
loL(avg)	"L" level average output current	D6, D7	VDD = 3 V VDD = 3 V			15	
	(Note)	CNTRO, CNTR1					
Σloн(avg)	"H" level total average current	P5, D0-D7, CNTR0, CNTF	<b>K</b> 1			-60	mA
Σlo∟(avg)	<b>61</b> 8 Jacob Jacob Jacob	P0, P1				-60	-
	"L" level total average current	P2, P5, D0-D7, RESET, CN	NIKU. CNIK1			80	mA


Note: The average output current is the average value during 100 ms.

## Recommended operating conditions 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Conditions			Limits		Unit
Cymbol	i didineter				Min.	Тур.	Max.	Unit
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			6.0	MHz
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.0 to 5.5 V			2.2	
				VDD = 1.8 to 5.5 V			1.1	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	]
				VDD = 2.0 to 5.5 V			4.4	]
				VDD = 1.8 to 5.5 V			2.2	]
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			6.0	1
				VDD = 1.8 to 5.5 V			4.4	1
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			6.0	-
		version		VDD = 2.7 to 5.5 V			4.4	-
				VDD = 2.5 to 5.5 V			2.2	-
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	1
			VDD = 2.5 to 5.				4.4	1
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6.0	1
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5	/				4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected,	version		VDD = 2.7 to 5.5 V			3.2	1
	external clock input)			VDD = 2.0 to 5.5 V			1.6	1
				VDD = 1.8 to 5.5 V			0.8	-
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	]
				VDD = 2.0 to 5.5 V			3.2	1
				VDD = 1.8 to 5.5 V			1.6	]
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			4.8	]
				VDD = 1.8 to 5.5 V			3.2	]
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			4.8	1
		version		VDD = 2.7 to 5.5 V			3.2	1
				VDD = 2.5 to 5.5 V			1.6	1
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	1
	(at RC oscillation) (Note)         N)       Oscillation frequency (with a ceramic resonator selected,			VDD = 2.5 to 5.5 V			3.2	1
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8	1

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.





## **Recommended operating conditions 3**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditi	000		Limits		Unit
Cymbol	Falanetei	Conditi	0115	Min.	Тур.	Max.	Unit
f(XIN)	Oscillation frequency	Mask ROM version	VDD = 2.0 to 5.5 V			50	kHz
	(with a quartz-crystal oscillator)	One Time PROM version	VDD = 2.5 to 5.5 V			50	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1				f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR0, CNTR1		3/f(STCK)			s
	("H" and "L" pulse width)						
f(Scк)	Serial I/O external input frequency	Scк				f(STCK)/6	Hz
tw(Scк)	Serial I/O external input frequency	Scк		3/f(STCK)			s
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	Mask ROM version	$VDD = 0 \rightarrow 1.8 V$			100	μs
	valid supply voltage rising time	One Time PROM version	$VDD = 0 \rightarrow 2.5 V$			100	



### **Electrical characteristics 1**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test co	onditions		Limits		Uni
Cymbol				Min.	Тур.	Max.	
Vон	"H" level output voltage	VDD = 5 V	Iон = –10 mA	3			V
	P0, P1, P5, D0–D7, CNTR0, CNTR1		Iон = –3 mA	4.1			
		VDD = 3 V	Iон = –5 mA	2.1			
			Iон = –1 mA	2.4			
Vol	"L" level output voltage	VDD = 5 V	IOL = 12 mA			2	V
	P0, P1, P2, P4, P5, P6		IOL = 4 mA			0.9	
	SCK, SOUT	VDD = 3 V	IOL = 6 mA			0.9	_
			IOL = 2 mA			0.6	
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V
	P3, RESET		IOL = 1 mA			0.9	
		VDD = 3 V	IOL = 2 mA			0.9	
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V
	D0-D5		IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	
Vol	"L" level output voltage	VDD = 5 V	IOL = 30 mA			2	V
	D6, D7, CNTR0, CNTR1		IOL = 10 mA			0.9	-
		VDD = 3 V	IOL = 15 mA			2	
			IOL = 5 mA			0.9	1
Іін "	"H" level input current	VI = VDD				2	μ
	P0, P1, P2, P3, P4, P5, P6, D0–D7, VDCE, RESET, SCK, SIN, CNTR0, CNTR1, INT0, INT1	Ports P4, P6 selected					
IL	"L" level input current	VI = 0 V				-2	μŀ
	P0, P1, P2, P3, P4, P5, P6,	P0, P1 No pull-up					
	D0–D7, VDCE, Sck, SIN, CNTR0, CNTR1, INT0, INT1	Ports P4, P6 selected					
Rpu	Pull-up resistor value	VI = 0 V	Vdd = 5 V	30	60	125	k۵
	P0, P1, RESET		VDD = 3 V	50	120	250	1
/T+ – VT–		VDD = 5 V	1		0.2		V
	SCK, SIN, CNTR0, CNTR1, INT0, INT1	VDD = 3 V			0.2		-
VT+ – VT–	Hysteresis RESET	VDD = 5 V			1		V
		VDD = 3 V			0.4		1
(RING)	On-chip oscillator clock frequency	VDD = 5 V		200	500	700	kH
		VDD = 3 V		100	250	400	1
		Mask ROM version	VDD = 1.8 V	30	120	200	1
∆f(Xin)	Frequency error (with RC oscillation,	VDD = 5 V ± 10 %, Ta =				±17	%
	error of external R, C not included ) (Note)	VDD = 3 V ± 10 %, Ta =	= 25 °C			±17	%

Note: When RC oscillation is used, use the external 30 pF or 33 pF capacitor (C).



## **Electrical characteristics 2**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)


Symbol		Parameter	Teet	conditions		Limits		Unit
Symbol			lest	conditions	Min.	Тур.	Max.	
DD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator,	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.6	3.2	
		on-chip oscillator stop)		f(STCK) = f(XIN)/2		2.0	4.0	]
				f(STCK) = f(XIN)		2.8	5.6	
			VDD = 5 V	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
				f(STCK) = f(XIN)/2		1.5	3.0	
				f(STCK) = f(XIN)		2.0	4.0	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.5	1.0	1
				f(STCK) = f(XIN)/2		0.6	1.2	1
				f(STCK) = f(XIN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μA
		(with a quartz-crystal	f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		60	120	1
		oscillator,		f(STCK) = f(XIN)/2		65	130	]
		on-chip oscillator stop)		f(STCK) = f(XIN)		70	140	1
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μA
			f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		13	26	1
				f(STCK) = f(XIN)/2		14	28	1
				f(STCK) = f(XIN)		15	30	1
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μA
		(with an on-chip oscillator,		f(STCK) = f(RING)/4		70	140	1
		f(XIN) stop)		f(STCK) = f(RING)/2		100	200	]
				f(STCK) = f(RING)		150	300	]
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μA
				f(STCK) = f(RING)/4		15	30	1
				f(STCK) = f(RING)/2		20	40	1
				f(STCK) = f(RING)		35	70	1
		at RAM back-up mode	Ta = 25 °C			0.1	3	μA
		(POF instruction execution)	Vdd = 5 V				10	]
		· · ·	VDD = 3 V				6	1

#### A/D converter recommended operating conditions


#### (Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditi		– Unit			
Symbol	Parameter Conditions			Min.	Тур.	Max.	
Vdd	Supply voltage	Mask ROM version	Mask ROM version			5.5	V
		One Time PROM version		3.0		5.5	
Via	Analog input voltage			0		Vdd	V
f(ADCK)	A/D conversion clock	Mask ROM version	VDD = 4.0 to 5.5 V	0.8		334	kHz
	frequency		VDD = 2.7 to 5.5 V	0.8		245	Ī
	(Note)		VDD = 2.2 to 5.5 V	0.8		3.9	1
			VDD = 2.0 to 5.5 V	0.8		1.8	
		One Time PROM version	VDD = 4.0 to 5.5 V	0.8		334	1
			VDD = 3.0 to 5.5 V	0.8		123	]

Note: Definition of A/D conversion clock (ADCK)



<Operating condition map of A/D conversion clock (ADCK) >





#### A/D converter characteristics

#### (Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit	
Symbol	Falallietei			Min.	Тур.	Max.		
-	Resolution				10	bits		
-	Linearity error	2.7 (3.0) V $\leq$ VDD $\leq$ 5.5 V(():	One Time PROM version)			±2	LSB	
		Mask ROM version	$2.2~\text{V} \leq \text{VDD} < 2.7~\text{V}$			±4		
-	Differential non-linearity error	2.2 (3.0) V $\leq$ VDD $\leq$ 5.5 V (():			±0.9	LSE		
Vот	Zero transition voltage	Mask ROM version	VDD = 5.12 V	0	10	20	mV	
			VDD = 3.072 V	0	7.5	15		
			VDD = 2.56 V	0	7.5	15	1	
		One Time PROM version	VDD = 5.12 V	0	15	30		
			VDD = 3.072 V	3	13	23	1	
VFST	Full-scale transition voltage	Mask ROM version One Time PROM version	VDD = 5.12 V	5105	5115	5125	mV	
			VDD = 3.072 V	3064.5	3072	3079.5		
			VDD = 2.56 V	2552.5	2560	2567.5		
			VDD = 5.12 V	5100	5115	5130		
			VDD = 3.072 V	3065	3075	3085		
-	Absolute accuracy	Mask ROM version	$2.0~\text{V} \leq \text{VDD} < 2.2~\text{V}$			±8	LSE	
	(Quantization error excluded)							
IAdd	A/D operating current	VDD = 5 V		150	450	μA		
	(Note 1)	VDD = 3 V		75	225			
TCONV	A/D conversion time	f(XIN) = 6 MHz				31	μs	
		f(STCK) = f(XIN) (XIN through	jh mode)					
		ADCK=INSTCK/6						
-	Comparator resolution					8	bits	
-	Comparator error (Note 2)	Mask ROM version	VDD = 5.12 V			±20	mV	
			VDD = 3.072 V			±15		
			VDD = 2.56 V			±15	-	
		One Time PROM version	VDD = 5.12 V			±30		
			VDD = 3.072 V			±23	1	
_	Comparator comparison time	Comparator comparison time f(XIN) = 6 MHz				4	μs	
		f(STCK) = f(XIN) (XIN throug ADCK=INSTCK/6						

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

2: As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage V<sub>ref</sub> which is generated by the built-in D/A converter can be obtained by the following formula.

-Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



### Voltage drop detection circuit characteristics

#### (Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
	Falameter	Test conditions	Min.	Тур.	Max.	- Unit	
Vrst-	Detection voltage	Ta = 25 °C	3.3	3.5	3.7	V	
	(reset occurs) (Note 1)		2.7		4.2		
			2.6		4.2		
VRST+	Detection voltage	Ta = 25 °C	3.5	3.7	3.9	V	
	(reset release) (Note 2)		2.9		4.4	1	
			2.8		4.4	-	
Vrst+ – Vrst–	Detection voltage hysteresis			0.2		V	
IRST	Operation current (Note 3)	VDD = 5 V		50	100	μA	
		VDD = 3 V		30	60		
TRST	Detection time	$VDD \rightarrow (VRST_{-} - 0.1 \text{ V}) \text{ (Note 4)}$		0.2	1.2	ms	

Notes 1: The detected voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

2: The detected voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs. 3: When the voltage drop detection circuit is used (VDCE pin = "H"), IRST is added to IDD (power current).

4: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- - 0.1 V].

#### Basic timing diagram

Machine cycle Parameter Pin (signal) name			Mi	Mi+1		
System clock	STCK					
Port D output	D0D7		X			
Port D input	DoD7			X		
Ports P0, P1, P2, P3, P4, P5, P6 output	P00-P03 P10-P13 P20-P23 P30-P33 P40-P43 P50-P53 P60-P63		X			X
Ports P0, P1, P2, P3, P4, P5, P6 input	P00-P03 P10-P13 P20-P23 P30-P33 P40-P43 P50-P53 P60-P63			X		X
Interrupt input	INT0, INT1					X

#### **BUILT-IN PROM VERSION**

In addition to the mask ROM versions, the 4519 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 23 shows the product of built-in PROM version. Figure 75 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

#### Table 23 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34519E8FP	8192 words	384 words	42P2R-A	One Time PROM [shipped in blank]




Fig. 75 Pin configuration of built-in PROM version

#### (1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 24. Contact addresses at the end of this data sheet for the appropriate PROM programmer. • Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 76.

### (2) Notes on handling

①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.


②For the One Time PROM version shipped in blank, Renesas Technology Corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 77 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

#### (3) Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One Time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

#### Table 24 Programming adapter






Fig. 76 PROM memory map





Fig. 77 Flow of writing and test of the product shipped in blank



# Package outline





# **REVISION HISTORY**

# 4519 Group Data Sheet

Rev.	Date		Description			
		Page	Summary			
1.00	Jan. 14, 2003	_	First edition issued			
2.00	Apr. 15, 2003	149	Some values of the following table are revised. RECOMMENDED OPERATING CONDITIONS 1; • Supply voltage (when quartz-crystal oscillator is used)			
		151	<ul> <li>RAM back voltage</li> <li>RECOMMENDED OPERATING CONDITIONS 3;</li> <li>Oscillation frequency (with a quartz-crystal oscillator)</li> </ul>			
		154	A/D CONVERTER RECOMMENDED OPERATING CONDITIONS; • Supply voltage			
		155	• A/D conversion clock frequency A/D CONVERTER CHARACTERISTCS;			
			<ul> <li>Linearity error</li> <li>Differential non-linearity error</li> <li>Zero transition voltage</li> </ul>			
			<ul> <li>Full-scale transition voltage</li> <li>Comparator error</li> </ul>			
		156	• Detection voltage (reset occurs)			
			Detection voltage (reset release)			
3.00	Jul. 27, 2004	All pages	Words standardized: On-chip oscillator, A/D converter			
		3	PERFORMANCE OVERVIEW: Power dissipation revised.			
		4	PIN DESCRIPTION: Description of RESET pin revised.			
		15	Port block diagram (8): Period measurement circuit added.			
		25	Fig.17: Period measurement circuit added.			
		28	Fig.20 revised.			
		29	Fig.23 revised.			
		33	Fig.26: Note added.			
		34	Table 10W13: (Note 2) added, W23: (Note 2) eliminated.			
		39	(12): Some description added.			
		40	(14): Some description added.			
		44	Some description added.			
		45	Fig.33: "DI" instruction added.			
		46	Table 11: Relative accuracy revised.			
		58	Fig.46: SRST instruction added.			
		71	<ol> <li>Timer 4: Some description added.</li> </ol>			
		73	Fig.64 revised.			
		74	Fig.67 revised.			
		76	Note on Power Source Voltage added.			
		77	113, 112: (Note 2) added.			
		78	W13: (Note 2) added, and Note 2 added.			
		86	SNZ0, SNZ1 revised.			
		157	Fig.73 revised.			
3.01	Jun.15, 2005	All pages	Delete the following: "PRELIMINARY".			
		41	•Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts, •Timer 4 count start timing and count time when operation starts added.			
		73	(i3) Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts, (i4) Timer 4 count start timing and count time when operation starts added.			

# Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
   These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
   Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
   All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. vithout notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
   The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
   When using any or all of the information contained in these materials. including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nome page (ntp://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

#### Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .3.0

http://www.renesas.com