RENESAS

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 7545 Group is the 8-bit microcomputer based on the 740 family core technology.

The 7545 Group has an 8-bit timer, power-on reset circuit and the voltage drop detection circuit. Also, Function set ROM is equipped.


FEATURES


- Basic machine-language instructions 71
- The minimum instruction execution time 2.00 µs (at 4 MHz oscillation frequency for the shortest instruction)
- RAM 256, 512 bytes
- Key-on wakeup input 8 inputs
- LED output port 8
- Interrupts......7 sources, 7 vectors
- Carrier wave generating circuit1 channel (8-bit timer \times 2)

Clock generating circuitBuilt-in type (connect to external ceramic resonator or quartz-crystal oscillator)
Watchdog timer
Power-on reset circuitBuilt-in type
Voltage drop detection circuitBuilt-in type
Power source voltage
XIN oscillation frequency at ceramic/quartz-crystal oscillation
At 4 MHz 1.8 to 3.6 V
Power dissipation 1.8mW
• Operating temperature range–20 to 85 °C

APPLICATION

Remote control transmit.








Fig. 3 Pin configuration (42S1M type)


Table 1Performance overview (1)


Parameter		imeter	Function
Number of bas	ic instructior	าร	71
Instruction exe	cution time		2.00 μs (Minimum instruction)
Memory sizes	ROM	M37545G1	4096 bytes × 8 bits
-		M37545G2	8192 bytes × 8 bits
		M37545G4	16384 bytes × 8 bits
		M37545G6	24576 bytes × 8 bits
		M37545G8	32768 bytes × 8 bits
		M37545GC	49152 bytes × 8 bits
		M37545GF	61440 bytes × 8 bits
	RAM	M37545G1/G2	RAM1: 240 bytes × 8 bits, RAM2: 16 bytes × 8 bits
		M37545G4/G6/G8/GC/GF	RAM1: 384 bytes × 8 bits, RAM2: 128 bytes × 8 bits
I/O port	P00-P07	I/O	 1-bit × 8 CMOS compatible input level CMOS 3-state output structure Whether the pull-up function/key-on wakeup function is to be used or not can be determined by program.
	P10, P11	I/O (RLSS-only pin)	 1-bit × 2 CMOS compatible input level The output structure can be switched to N-channel open-drain or CMOS by software.
	P20-P27	1/O	 1-bit × 8 CMOS compatible input level The output structure can be switched to N-channel open-drain or CMOS by software. P2 can output a large current for driving LED. P20 and P21 are also used as INT0 and INT1, respectively.
	P30-P37	I/O	 1-bit × 8 CMOS compatible input level The output structure can be switched to N-channel open-drain or CMOS by software.
	P40, P41	I/O (RLSS-only pin)	 1-bit × 2 CMOS compatible input level CMOS 3-state output structure
	P42	I/O	 1-bit × 1 CMOS compatible input level CMOS 3-state output structure Carrier wave output pin for remote-control transmitter
Timer	Timer 1	1	8-bit timer with timer 1 latch Count source is Prescaler output.
	Timer 2		8-bit timer with timer 2 primary latch and timer 2 secondary latch Count source can be selected from $f(X_{IN})/16$, $f(X_{IN})/8$, $f(X_{IN})/2$ or $f(X_{IN})/1$.
	Timer 3		8-bit timer with timer 3 latch Count source can be selected from f(XIN)/16, f(XIN)/8 or f(XIN)/2 or carrier wave output.
Carrier wave g	enerating ci	rcuit	Remote-control waveform is generated by using timer 2 and timer 3. 455 kHz carrier wave generating mode is available.
Watchdog time	r		16-bit × 1
Power-on reset			Built-in
		uit (Not available for RLSS)	Typ. 1.75 V (Ta=25 °C)
Interrupt	Source	-,	7 sources (External × 3, Timer × 3, Software)
Function set ROM area	Function s	set ROM	Function set ROM is assigned to address FFDA16. Enable/disable of watchdog timer and STP instruction can be selected. Valid/invaid of voltage drop detection circuit can be selected.
	ROM code	e protect	ROM code protect is assigned to address FFDB16. Read/write the built-in QzROM by serial programmer is disabled by setting "00" to ROM code protect.
Device structur	e		CMOS silicon gate
Package			32-pin plastic molded LQFP (PLQP0032GB-A) 32-pin plastic molded SSOP (PLSP0032JB-A)
Operating temp	perature ran	qe	-20 to 85 °C
Power source voltage	f(XIN) = 4	-	1.8 to 3.6 V
vollage			

Table 2 Performance overview (2)

Parameter		Function
Power dissipation	At CPU active	Typ. 0.6 mA (f(XIN)=4 MHz, Vcc=3.0 V, output transistors "off")
	At WIT instruction executed	Typ. 0.3 mA (f(XIN)=4 MHz, Vcc=3.0 V, output transistors "off", in WIT state, function except timer 1 disabled)
At STP instruction executed		Typ. 0.1 μ A (Ta = 25 °C, Vcc \geq VDDR \geq Vcc–0.6 V, output transistors "off", in STP state, all oscillation stopped)
	During reset by voltage drop detection circuit	Typ. 0.1 μ A (Ta = 25 °C, VDDR = 1.1 V, 1.8 V \geq Vcc \geq 0V)







7545 Group

Fig. 5 Functional block diagram (PLSP0032JB-A package)

PIN DESCRIPTION

Table 3 Pin description

Pin	Pin Name Function		Function expect a port function				
Vcc, Vss	Power source	Apply voltage of 1.8 to 3.6V to Vcc, and 0 V to Vss.	Function expect a port function				
VDDR	Power source	 Power source pin only for RAM2. When this pin is used, connect an approximately 0.1 μF bypass capacitor across the Vss line and the VDDR line. When not used, connect it to Vss. 					
CNVss	CNVss	Chip operating mode control pin, which is always conr	nected to Vss.				
RESET	Reset I/O	 An N-channel open-drain I/O pin for a system reset. This pin has a pull-up transistor. When the watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level. 					
Xin	Clock input	• Input and output pins for main clock generating circuit					
Хоит	Clock output	Connect a ceramic resonator or quartz-crystal oscillato	or between the XIN and XOUT pins.				
P00/KEY0– P07/KEY7	I/O port P0	 8-bit I/O port. I/O direction register allows each pin to be individually programmed as either input or output. CMOS compatible input level CMOS 3-state output structure Whether the pull-up function/key-on wakeup function is to be used or not can be determined by program. 	 Key-input (key-on wake up interrupt input) pins 				
P10, P11	I/O port P1	 2-bit I/O port having almost the same function as P0. CMOS compatible input level The output structure can be switched to N-channel open-drain or CMOS by software. 	Note: RLSS-only pins				
P20(LED0)/INT0 P21(LED1)/INT1 P22(LED2)- P27(LED7)	I/O port P2	 8-bit I/O port having almost the same function as P0. CMOS compatible input level The output structure can be switched to N-channel open-drain or CMOS by software. P2 can output a large current for driving LED. 	Interrupt input pins				
P30-P37	I/O port P3	 8-bit I/O port I/O direction register allows each pin to be individually CMOS compatible input level The output structure can be switched to N-channel operation 					
P40(LED8), P41(LED9)	I/O port P4	 2-bit I/O port having almost the same function as P0. CMOS compatible input level CMOS 3-state output structure 	Note: RLSS-only pins				
P42/CARR		 1-bit I/O port CMOS compatible input level CMOS 3-state output structure 	Carrier wave output pin for remote- control transmit				

GROUP EXPANSION

We are planning to expand the 7545 group as follow:

Memory Type

Support for QzROM version and emulator MCU.

Memory Size

•	ROM size	4 K to 60 K bytes
	D 1 1 4	056 5101

Packages

- PLQP0032GB-A ... 0.8 mm-pitch 32-pin plastic molded LQFP
- PLSP0032JB-A ... 0.65 mm-pitch 32-pin plastic molded SSOP
- 42S1M42-pin shrink ceramic PIGGY BACK




Fig. 6 Memory expansion plan

Currently supported products are listed below.

Table 4	List of supported produc	ts
---------	--------------------------	----

Part number	ROM size (bytes) ROM size for User ()	RAM size (bytes)	Package	Remarks
M37545G1KP	4096 (3966)	256	PLSP0032JB-A	QzROM version (blank)
M37545G2KP	8192 (8062)	200	PLSP0032JB-A	QzROM version (blank)
M37545G4-XXXGP	40004		PLQP0032GB-A	QzROM version
M37545G4GP	- 16384 (16254)		PLQP0032GB-A	QzROM version (blank)
M37545G4KP	(10234)		PLSP0032JB-A	QzROM version (blank)
M37545G6-XXXGP	0.4570		PLQP0032GB-A	QzROM version
M37545G6GP	24576 (24446)		PLQP0032GB-A	QzROM version (blank)
M37545G6KP	(24440)		PLSP0032JB-A	QzROM version (blank)
M37545G8-XXXGP	00700		PLQP0032GB-A	QzROM version
M37545G8GP	- 32768 (32638)	512	PLQP0032GB-A	QzROM version (blank)
M37545G8KP	(32030)	512	PLSP0032JB-A	QzROM version (blank)
M37545GC-XXXGP	10150		PLQP0032GB-A	QzROM version
M37545GCGP	49152 (49022)		PLQP0032GB-A	QzROM version (blank)
M37545GCKP	(43022)		PLSP0032JB-A	QzROM version (blank)
M37545GF-XXXGP	04.440	1		QzROM version
M37545GFGP	61440 (61310)		PLQP0032GB-A	QzROM version (blank)
M37545GFKP	(01310)		PLSP0032JB-A	QzROM version (blank)
M37545RLSS	;		42S1M	Emulator MCU



FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The MCU uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine-language instructions or the SERIES 740 <SOFTWARE> USER'S MANUAL for details on each instruction set.

Machine-resident 740 family instructions are as follows:

- 1. The FST and SLW instructions cannot be used.
- 2. The MUL and DIV instructions can be used.
- 3. The WIT instruction can be used.
- 4. The STP instruction can be used.

This instruction cannot be used while CPU operates by an on-chip oscillator.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

[Index register X (X), Index register Y (Y)]

Both index register X and index register Y are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.

When the T flag in the processor status register is set to "1", the value contained in index register X becomes the address for the second OPERAND.

[Stack pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.

The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is "0", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.

The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed. The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 8.

[Program counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 7 740 Family CPU register structure




 Table 5
 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

[Processor status register (PS)]

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index X mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction. Interrupts are disabled when the I flag is "1".

When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1".

 Table 6
 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	-	SEI	SED	-	SET	-	-
Clear instruction	CLC	-	CLI	CLD	-	CLT	CLV	-

Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.

Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

[CPU mode register (CPUM)]

The CPU mode register contains the stack page selection bit. This register is allocated at address 003B16. For this product, the clock speed of CPU is always f(XIN)/4.




Fig. 9 Structure of CPU mode register

MEMORY

Special Function Register (SFR) Area

The SFR area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for a stack area of subroutine calls and interrupts. RAM consists of RAM1 and RAM2. The power source for RAM1 is supplied from VCC pin. The power source for RAM2 is supplied from VDDR pin.

Note: When the VDDR pin is used, connect an approximately 0.1 μ F bypass capacitor across the Vss line and the VDDR line. When not used, connect it to Vss.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers(SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

Function Set ROM Area

[Renesas shipment test area]

Figure 10 shows the Assignment of Function set ROM area. The random data are set to the Renesas shipment test areas

(addresses FFD416 to address FFD916).

Do not rewrite the data of these areas.

When the checksum is included in the user program, avoid assigning it to these areas.

[Function set ROM data] FSROM

Function set ROM data (address FFDA16) is used to set modes of peripheral functions. By setting this area, the operation mode of each peripheral function are set after system is released from reset.

Refer to the descriptions of peripheral functions for the details of operation of peripheral functions.

- Watchdog timer
- · Low voltage detection circuit

This mode setting of peripheral functions cannot be changed by program after system is released from reset.

ROM Code Protect Address (address FFDB16)

Address FFDB16, which is the reserved ROM area of QzROM, is the ROM code protect address. "0016" is written into this address when selecting the protect bit write by using a serial programmer or selecting protect enabled for writing shipment by Renesas Technology corp.. When "0016" is set to the ROM code protect address, the protect function is enabled, so that reading or writing from/to QzROM is disabled by a serial programmer.

As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer.

As for the QzROM product shipped after writing, "0016" (protect enabled) or "FF16" (protect disabled) is written into the ROM code protect address when Renesas Technology corp. performs writing.


The writing of "0016" or "FF16" can be selected as the ROM option setup (referred to as "Mask option setup" in MM) when ordering.

<Notes>

- 1. Because the contents of RAM are indefinite at reset, set initial values before using.
- 2. Do not access to the reserved area.
- 3. Random data is written into the Renesas shipment test area and the reserved ROM area. Do not rewrite the data in these areas. Data of these area may be changed without notice. Accordingly, do not include these areas into programs such as checksum of all ROM areas.
- 4. The QzROM values in function set ROM data set the operating modes of the various peripheral functions after an MCU reset is released. Do not fail to set the value for the selected function. Bits designated with a fixed value of 1 or 0 must be set to the designated value.
- Emulator MCU: As for M37545RLSS, set "010000XX2" to Function set ROM data (address FFDA16). Also, set "FF16" to ROM code protect (address FFDB16).

(bytes) YYYY16 ZZZ21 4096 F00016 F0801 8192 E00016 E0801 16384 C00016 C0801 24576 A00016 A0801 32768 800016 80801 49152 400016 40801	RAM capacity (bytes)	address WWWW16	
RAM 2 area RAM capacity (bytes) address XXXX16 16 01CF16 128 023F16 ROM area ROM capacity (bytes) address YYYY16 ROM capacity (bytes) address YYYY16 address ZZZ21 4096 F00016 F0801 8192 E00016 E0801 16384 C00016 C0801 24576 A00016 A0801 32768 800016 80801 49152 400016 40801	240	012F16	1
RAM capacity (bytes) address XXXX16 16 01CF16 128 023F16 ROM area ROM capacity (bytes) address YYYY16 4096 F00016 F0801 8192 E00016 E0801 16384 C00016 C0801 32768 800016 80801 49152 400016 40801	384	01BF16]
(bytes) XXXX16 16 01CF16 128 023F16 ROM area ROM capacity (bytes) address YYYY16 2ZZZ1 4096 F00016 8192 E00016 E0801 16384 C00016 C0801 24576 A00016 A0801 32768 800016 80801 49152 400016 40801	RAM 2 area		
128 023F16 ROM area ROM capacity address 4096 F00016 F0801 8192 E00016 E0801 16384 C00016 C0801 24576 A00016 80801 32768 800016 80801 49152 400016 40801]
ROM area address address ROM capacity (bytes) address 2ZZZ1 4096 F00016 F0801 8192 E00016 E0801 16384 C00016 C0801 24576 A00016 A0801 32768 800016 80801 49152 400016 40801	16	01CF16	
ROM capacity (bytes) address YYYYY16 address ZZZ1 4096 F00016 F0801 8192 E00016 E0801 16384 C00016 C0801 24576 A00016 A0801 32768 800016 80801 49152 400016 40801	128	023F16	
(bytes) YYYY16 ZZZ1 4096 F00016 F0801 8192 E00016 E0801 16384 C00016 C0801 24576 A00016 A0801 32768 800016 80801 49152 400016 40801	ROM area		
8192 E00016 E0801 16384 C00016 C0801 24576 A00016 A0801 32768 800016 80801 49152 400016 40801	ROM capacity (bytes)		addres ZZZZ1
16384 C00016 C0801 24576 A00016 A0801 32768 800016 80801 49152 400016 40801	4096	F00016	F0801
24576 A00016 A0801 32768 800016 80801 49152 400016 40801	8192	E00016	E0801
32768 800016 80801 49152 400016 40801	16384	C00016	C0801
49152 400016 40801	24576	A00016	A0801
	32768	800016	80801
61440 100016 10801	49152	400016	40801
100010 10001	61440	100016	10801
	Address		
Address	FFD416	Renesas shipment	test area
Address FFD416 Renesas shipment test area FFD516 Reserved ROM area			
FFD416 Renesas shipment test area	FFD716 F	Reserved ROM are	а
FFD416 Renesas shipment test area FFD516 Reserved ROM area			
FFD416 Renesas shipment test area FFD516 Reserved ROM area FFD616 Reserved ROM area FFD716 Reserved ROM area			
FFD416 Renesas shipment test area FFD516 Reserved ROM area FFD616 Reserved ROM area	FFDA16 F	unction set ROM	data
FFD416 Renesas shipment test area FFD516 Reserved ROM area FFD616 Reserved ROM area FFD716 Reserved ROM area FFD816 Reserved ROM area		ROM code protect	

Fig. 10 Memory map diagram



	[1	
000016	Port P0 (P0)	002016	Reserved
000116	Port P0 direction register (P0D)	002116	Reserved
000216	Port P1 (P1)	002216	Reserved
000316	Port P1 direction register (P1D)	002316	Reserved
000416	Port P2 (P2)	002416	Reserved
000516	Port P2 direction register (P2D)	002516	Reserved
000616	Port P3 (P3)	002616	Reserved
000716	Port P3 direction register (P3D)	002716	Carrier wave control register (CARCNT)
000816	Port P4 (P4)	002816	Prescaler 1 (PRE1)
000916	Port P4 direction register (P4D)	002916	Timer 1 (T1)
000A16	Reserved	002A16	Timer count source set register (TCSS)
000B16	Reserved	002B16	Timer 1,2,3 control register (TC123)
000C16	Reserved	002C16	Timer 2 primary (T2P)
000D16	Reserved	002D16	Timer 2 secondary (T2S)
000E16	Reserved	002E16	Timer 3 (T3)
000F16	Reserved	002F16	Reserved
001016	Reserved	003016	Reserved
001116	Reserved	003116	Reserved
001216	Reserved	003216	Reserved
001316	Reserved	003316	Reserved
001416	Reserved	003416	Reserved
001516	Reserved	003516	Reserved
0016 16	Pull-up control register (PULL)	003616	Reserved
001716	Port output mode selection register (PMOD)	003716	Reserved
001816	Key-on wakeup pin selection register (KEYSEL)	003816	MISRG
001916	Key-on wakeup edge selection register (KEYEDGE)	003916	Watchdog timer control register (WDTCON)
001A16	Reserved	003A16	Interrupt edge selection register (INTEDGE)
001B16	Reserved	003B16	CPU mode register (CPUM)
001C16	Reserved	003C16	Interrupt request register 1 (IREQ1)
001D16	Reserved	003D16	Reserved
001E16	Reserved	003E16	Interrupt control register 1 (ICON1)
001F16	Reserved	003F16	Reserved

Note : Do not access to the SFR area including nothing.

Fig. 11 Memory map of special function register (SFR)




Fig. 12 Structure of Function set ROM area

I/O PORTS

[Direction registers] PiD

The I/O ports have direction registers which determine the input/ output direction of each pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input or output.

When "1" is set to the bit corresponding to a pin, this pin becomes an output port. When "0" is set to the bit, the pin becomes an input port.

When data is read from a pin set to output, not the value of the pin itself but the value of port latch is read. Pins set to input are floating, and permit reading pin values.

If a pin set to input is written to, only the port latch is written to and the pin remains floating.

[Pull-up control register] Pull

By setting the pull-up control register (address 001616), port P0 can exert pull-up control by program. However, pins set to output are disconnected from this control and cannot exert pull-up control.

[Port output mode selection register] PMOD

By setting the port output mode selection register (address 001716), CMOS output or Nch open-drain can be selected for ports P1, P2, P3 by program.




Fig. 13 Structure of pull-up control register




Fig. 14 Structure of port output mode selection register

Table 7I/O port function table

Pin	Name	Input/Output	I/O format	Non-port function	Related SFRs	Diagram No.
P00-P07	Port P0	I/O individual bits	CMOS compatible input level CMOS 3-state output	Key input interrupt	Pull-up control register Key-on wakeup pin selection register Key-on wakeup edge selection regis- ter	(1)
P10-P11	Port P1		CMOS compatible input	RLSS-only pin	Port output mode selection register	(2)
P20/INT0 P21/INT1	Port P2		 evel CMOS 3-state output or N-channel opendrain 	External interrupt input	Interrupt edge selection register Port output mode selection register	(3)
P22-P27					Port output mode selection register	(2)
P30-P37	Port P3				Port output mode selection register	(2)
P40, P41	Port P4		CMOS compatible input	RLSS-only pin		(4)
P42/CARR			evelCMOS 3-state output	Carrier wave output for remote-control transmitter	Carrier wave control register	(5)






Fig. 15 Block diagram of ports (1)

Termination of Unused Pins

1. Termination of common pins

I/O ports: Select an input port or an output port and follow each processing method.

Output ports: Open.

Input ports: If the input level become unstable, through current flow to an input circuit, and the power supply current may increase. Especially, when expecting low consumption current (at STP or WIT instruction execution etc.), pull-up or pull-down input ports to prevent through current (built-in resistor can be used). We recommend processing unused pins through a resistor which can secure IOH(avg) or IOL(avg).

Table 8 Termination of unused pins

Pin	Termination 1 (recommend)	Termination 2 (recommend)
P00/KEY0-P07/KEY7	I/O port	When selecting key-on wakeup function, perform termination of input port.
P10-P11(RLSS-only pin)		When selecting N-channel open-drain for output structure, open.
P20 (LED0)/INT0		When selecting N-channel open-drain for output structure, connect to Vss through a resistor. Or set its port latch to "0" and open.
P21 (LED1)/INT1		When selecting N-channel open-drain for output structure, connect to Vss through a resistor. Or set its port latch to "0" and open.
P22 (LED2)-P27 (LED7)		When selecting N-channel open-drain for output structure, open.
P30-P37		When selecting N-channel open-drain for output structure, open.
P40 (LED8) (RLSS-only pin)		_
P41 (LED9) (RLSS-only pin)		_
P42/CARR]	When selecting CARR output function, perform termination of output port.
Vddr	Connect to Vss.	-

Interrupts

The 7545 group interrupts are vector interrupts with a fixed priority scheme, and generated by 7 sources 3 external, 3 internal, and 1 software.

The interrupt sources, vector addresses⁽¹⁾, and interrupt priority are shown in Table 9.

Each interrupt except the BRK instruction interrupt has the interrupt request bit and the interrupt enable bit. These bits and the interrupt disable flag (I flag) control the acceptance of interrupt requests. Figure 16 shows an interrupt control diagram.

An interrupt requests is accepted when all of the following conditions are satisfied:

- Interrupt disable flag""0"
- Interrupt request bit"1"
- Interrupt enable bit"1"

Though the interrupt priority is determined by hardware, priority processing can be performed by software using the above bits and flag.

Table 9 Interrupt vector address and priority

		Vector ad	dresses ⁽¹⁾		
Interrupt source	Priority	High- order	Low- order	Interrupt request generating conditions	Remarks
Reset (2)	1	FFFD16	FFFC16	At reset input	Non-maskable
Key-on wakeup	2	FFFB16	FFFA16	AND operation of input logic level of port P0 (input)	External interrupt
ΙΝΤο	3	FFF916	FFF816	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
INT ₁	4	FFF716	FFF616	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
Timer 2	5	FFF516	FFF416	At timer 2 underflow	
Timer 3	6	FFF316	FFF216	At timer 3 underflow	
Timer 1	7	FFF116	FFF016	At timer 1 underflow	STP release timer underflow
BRK instruction	8	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

NOTES:

Vector addressed contain interrupt jump destination addresses.
 Reset function in the same way as an interrupt with the highest priority.




Fig. 16 Interrupt control diagram

• Interrupt Disable Flag

The interrupt disable flag is assigned to bit 2 of the processor status register. This flag controls the acceptance of all interrupt requests except for the BRK instruction. When this flag is set to "1", the acceptance of interrupt requests is disabled. When it is set to "0", acceptance of interrupt requests is enabled. This flag is set to "1" with the SET instruction and set to "0" with the CLI instruction.

When an interrupt request is accepted, the contents of the processor status register are pushed onto the stack while the interrupt disable flag remains set to "0". Subsequently, this flag is automatically set to "1" and multiple interrupts are disabled. To use multiple interrupts, set this flag to "0" with the CLI instruction within the interrupt processing routine.

The contents of the processor status register are popped off the stack with the RTI instruction.

• Interrupt Request Bits

Once an interrupt request is generated, the corresponding interrupt request bit is set to "1" and remains "1" until the request is accepted. When the request is accepted, this bit is automatically set to "0".

Each interrupt request bit can be set to "0", but cannot be set to "1", by software.

• Interrupt Enable Bits

The interrupt enable bits control the acceptance of the corresponding interrupt requests. When an interrupt enable bit is set to "0", the acceptance of the corresponding interrupt request is disabled. If an interrupt request occurs in this condition, the corresponding interrupt request bit is set to "1", but the interrupt request is not accepted. When an interrupt enable bit is set to "1", acceptance of the corresponding interrupt request is enabled. Each interrupt enable bit can be set to "0" or "1" by software. The interrupt enable bit for an unused interrupt should be set to

The interrupt enable bit for an unused interrupt should be set to "0".

Interrupt Edge Selection

The valid edge of external interrupt INT0 and INT1 can be selected by the interrupt edge selection register(address003A16), respectively.

Key-on Wakeup Pin Selection

By setting the key-on wakeup pin selection register (address 001816), the valid or invalid of key-on wakeup for each pin can be selected.

Key-on Wakeup Edge Selection

By setting the key-on wakeup edge selection register (address 001916), the trigger edge of key-on wakeup for each pin can be selected.




Fig. 17 Structure of interrupt-related registers

• Interrupt Request Generation, Acceptance, and Handling

- Interrupts have the following three phases.
- (i) Interrupt Request Generation An interrupt request is generated by an interrupt source

(external interrupt signal input, timer underflow, etc.) and the corresponding request bit is set to "1".

(ii) Interrupt Request Acceptance

Based on the interrupt acceptance timing in each instruction cycle, the interrupt control circuit determines acceptance conditions (interrupt request bit, interrupt enable bit, and interrupt disable flag) and interrupt priority levels for accepting interrupt requests. When two or more interrupt requests are generated simultaneously, the highest priority interrupt is accepted. The value of interrupt request bit for an unaccepted interrupt remains the same and acceptance is determined at the next interrupt acceptance timing point.

(iii) Handling of Accepted Interrupt Request The accepted interrupt request is processed.

Figure 18 shows the time up to execution in the interrupt processing routine, and Figure 19 shows the interrupt sequence. Figure 20 shows the timing of interrupt request generation, interrupt request bit, and interrupt request acceptance.

• Interrupt Handling Execution

When interrupt handling is executed, the following operations are performed automatically.

- (1) Once the currently executing instruction is completed, an interrupt request is accepted.
- (2) The contents of the program counters and the processor status register at this point are pushed onto the stack area in order from 1 to 3.
 - 1. High-order bits of program counter (PCH)
 - 2. Low-order bits of program counter (PCL)
 - 3. Processor status register (PS)
- (3) Concurrently with the push operation, the jump address of the corresponding interrupt (the start address of the interrupt processing routine) is transferred from the interrupt vector to the program counter.
- (4) The interrupt request bit for the corresponding interrupt is set to "0". Also, the interrupt disable flag is set to "1" and multiple interrupts are disabled.
- (5) The interrupt routine is executed.
- (6) When the RTI instruction is executed, the contents of the registers pushed onto the stack area are popped off in the order from 3 to 1. Then, the routine that was before running interrupt processing resumes.

As described above, it is necessary to set the stack pointer and the jump address in the vector area corresponding to each interrupt to execute the interrupt processing routine.

<Notes>

- The interrupt request bit may be set to "1" in the following cases.
- When setting the external interrupt active edge Related registers: Interrupt edge selection register (address 003A16) Key-on wakeup edge selection register (address 001916)

If it is not necessary to generate an interrupt synchronized with these settings, take the following sequence.

- (1) Set the corresponding enable bit to "0" (disabled).
- (2) Set the interrupt edge selection bit (the active edge switch bit) or the interrupt source bit.
- (3) Set the corresponding interrupt request bit to "0" after one or more instructions have been executed.
- (4) Set the corresponding interrupt enable bit to "1" (enabled).




Fig. 18 Time up to execution in interrupt routine






Fig. 19 Interrupt sequence






Key Input Interrupt (Key-on Wake-Up)

A key-on wake-up interrupt request is generated by applying the level set by KEYEDGE to any pin of port P0 that has been set to input mode and KEYSEL has been valid. In other words, it is generated when the AND of input level goes from "1" to "0" or from "0" to "1".

An example of using a key input interrupt is shown in Figure 21, where an interrupt request is generated by pressing one of the keys provided as an active-low key matrix which uses ports P00 to P03 as input ports.



Timers

The 7545 Group has 3 timers: timer 1, timer 2 and timer 3.

The division ratio of every timer and prescaler is 1/(n+1) provided that the value of the timer latch or prescaler is n.

All the timers are down count timers. When a timer reaches "0", an underflow occurs at the next count pulse, and the corresponding timer latch is reloaded into the timer. When a timer underflows, the interrupt request bit corresponding to each timer is set to "1".

1. Timer 1

Timer 1 is an 8-bit timer and counts the prescaler 1 output.

When Timer 1 underflows, the timer 1 interrupt request bit is set to "1".

Prescaler 1 is an 8-bit prescaler and counts the clock which is f(XIN) divided by 16.

Prescaler 1 and Timer 1 have the prescaler 1 latch and the timer 1 latch to retain the reload value, respectively. The value of prescaler 1 latch is set to Prescaler 1 when Prescaler 1 underflows. The value of timer 1 latch is set to Timer 1 when Timer 1 underflows.

When writing to Prescaler 1 (PRE1) is executed, the value is written to both the prescaler 1 latch and Prescaler 1.

When writing to Timer 1 (T1) is executed, the value is written to both the timer 1 latch and Timer 1.

When reading from Prescaler 1 (PRE1) and Timer 1 (T1) is executed, each count value is read out.

Timer 1 always operates in the timer mode.

Prescaler 1 counts the clock which is f(XIN) divided by 16. Each time the count clock is input, the contents of Prescaler 1 is decremented by 1. When the contents of Prescaler 1 reach "0016", an underflow occurs at the next count clock, and the prescaler 1 latch is reloaded into Prescaler 1 and count continues. The division ratio of Prescaler 1 is 1/(n+1) provided that the value of Prescaler 1 is n.

Timer 1 counts the underflow signal of Prescaler 1. The contents of Timer 1 is decremented by 1 each time the count clock is input.

When the contents of Timer 1 reach "0016", an underflow occurs at the next count clock, and the timer 1 latch is reloaded into Timer 1 and count continues. The division ratio of Timer 1 is 1/(m+1) provided that the value of Timer 1 is m.

Timer 1 is stopped by setting "1" to the timer 1 count stop bit.

2. Timer 2

Timer 2 is an 8-bit timer and counts the clock selected by the timer 2 count source selection bit. When Timer 2 underflows, the timer 2 interrupt request bit is set to "1".

Timer 2 has two timer latches (primary latch and secondary latch) to retain the reload value.

The value written to timer 2 primary (T2P) while timer 2 is stopped is transferred to the timer 2 primary latch and the counter.

The value written to timer 2 secondary (T2S) while timer 2 is stopped is transferred only to timer 2 secondary latch.

After the count of timer 2 starts, the values written to timer 2 primary (T2P) and timer 2 secondary (T2S) are transferred only to each latch. The values are not transferred to the counter at write.

When each timer underflows, the values of timer 2 primary latch and the timer 2 secondary latch are alternately transferred to the counter. (Since a count value of a timer is retained, the written value becomes the count value of the timer after the next underflow.)

When timer 2 primary (T2P) is read, the count value of the timer is read. When timer 2 secondary (T2S) is read, a set value of timer 2 secondary is read. (Read the timer 2 primary to read the count value even during the count period of timer 2 secondary.) When the timer 2 primary is read, the count value of timer 2 is read since the count value of the timer 2 is retained until writing to timer 2 primary (T2P) is performed after timer 2 is stopped.

Timer 2 always operates in the timer mode.

Timer 2 counts the clock selected by the timer 2 count source selection bit. The contents of Timer 2 is decremented by 1 each time the count clock is input. When the contents of Timer 2 reach "0016", an underflow occurs at the next count clock, and the timer 2 primary latch or timer 2 secondary latch is alternately reloaded into Timer 2 and count continues.

3. Timer 3

Timer 3 is an 8-bit timer and counts the clock selected by the timer 3 count source selection bit. When Timer 3 underflows, the timer 3 interrupt request bit is set to "1".

Timer 3 has a timer latch to retain the reload value.

The value written to timer 3 (T3) while timer 3 is stopped is transferred to the timer latch and the counter.

After the count of timer 3 (T3) starts, the value written to timer 3 is transferred only to the timer 3 latch. The value is not transferred to the counter at write.

When timer underflows, the value of timer 3 latch is transferred to the counter. (Since a count value of a timer is retained, the written value becomes the count value of the timer after the next underflow.)

When timer 3 (T3) is read, the count value of the timer is read. When the timer 3 is read, the count value of timer 3 is read since the count value of the timer 3 is retained until writing to timer 3 (T3) is performed after timer 3 is stopped.


Timer 3 always operates in the timer mode.


Timer 3 counts the clock selected by the timer 3 count source selection bit. The contents of Timer 3 is decremented by 1 each time the count clock is input.

The division ratio of Timer 3 is 1/(n+1) provided that the value of Timer 3 is n.

Timer 3 is stopped by setting "1" to the timer 3 count stop bit.

Timer 2 and timer 3 are also used for the control timer of the carrier wave control circuit.








Fig. 23 Timer 1, 2, 3 control register




Fig. 24 Block diagram of timer 1, timer 2, timer 3 and carrier wave generating circuit

4. Carrier wave generating circuit

The carrier wave generating circuit is used to generate the control wave of the remote control by using timer 2 and timer 3 (Figure 26).

In order to use the carrier wave generating function by timer 2, set "1" to the carrier wave output valid bit (bit 1 of the carrier wave control register (address 2716)).

Carrier wave "H" duration is set to the timer 2 primary, and carrier wave "L" duration is set to the timer 2 secondary. Timer 2 counts a primary latch and a secondary latch alternately, and controls carrier wave "H" duration and the "L" duration (Figure 27).

The "H" duration of the carrier waveform can be expanded for a half clock of timer 2 count source by setting "1" to the carrier wave "H" duration bit (bit 0) (Figure 28).

Therefore, the frequency of the carrier wave can be set by the resolution of 1/2 of the timer 2 count source.

For example, the carrier wave of the resolution of 125 ns (max.) can be generated at f(XIN) = 4 MHz when f(XIN)/1 is selected for the timer 2 count source.

In order to initialize the carrier waveform, write in the timer 2 primary after stopping the count of timer 2, and then, start the count of timer 2. The output of the carrier waveform is started from a primary period.

Output/stop of the carrier waveform can be controlled by software or timer 3 (Figure 31 and Figure 32). The output of the carrier wave is started from the P42/CARR pin when "1" is set to the software carrier wave output bit (bit 2), and the output of the carrier wave is stopped when "0" is written.

The auto-output of the carrier wave using timer 3 can be performed by setting "1" to the carrier wave auto-output control bit (bit 3) (Figure 29). Each time timer 3 underflow occurs, the trigger signal which is used to turn the output of the carrier wave on/off is generated.

The trigger from timer 3 becomes valid by setting "1" to the carrier wave output trigger bit (bit 4), and the output/stop of the carrier wave from the P42/CARR pin is repeated each time timer 3 underflows. Timer 3 count continues without stopping though the output/stop state of the carrier wave at that time is maintained when "0" is written to the carrier wave auto-output control bit (bit 3) while the output of the carrier wave by timer 3 is controlled.

In order to initialize output/stop control of the carrier waveform, write in the timer 3 after stopping the count of timer 3, and then, start the count of timer 3. The output of the carrier waveform is started from "waveform output valid period".

5. 455 kHz carrier wave generating mode

The 455 kHz carrier wave generating mode is used to generate artificially the 455 kHz carrier wave by auto-control of the setting value of the timer, or the waveform expansion mode.

If "1" (valid) is set to the 455 kHz carrier wave generating mode bit (bit 5), the values of the timer latch and the carrier wave "H" duration expansion bit (bit 0) are automatically set.

Then, the nine waveforms of $2.250 \ \mu s$ wavelength and the seven waveforms of $2.125 \ \mu s$ wavelength are generated periodically as shown in Figure 30.

The carrier wave of 455.516 kHz can be pseudo generated since the average wavelength for one period becomes 2.195 $\mu s.$

In order to use 455 kHz carrier wave generating mode, use the 4 MHz oscillator and select f(XIN)/1 for the timer 2 count source.




Fig. 25 Carrier wave control register

	eform control by timer 2
Timer 2 count source	
Timer 2 interrupt	
Timer 2 count value	<u>\04\03\02\01\00\05\04\03\02\01\00\04\03\02\01\00\04\03\02\01\00\05\04\03\02\01\00\04\03\02\01\02\01\02\01\00\04\03\02\01\01\00\04\03\02\01\01\01\02\01\01\02\01\02\01\01\02\01\02\01\02\01\02\01\02\01\02\01\02\01\01\02\02\01\02\01\02\02\01\02\01\02\02\01\02\02\01\02\02\01\02\02\01\02\02\01\02\02\01\02\02\02\02\01\02\02\02\02\02\01\02\02\02\02\02\02\02\02\02\02\02\02\02\</u>
	Primary Secondary Primary Primary Primary Primary
Carrier waveform	
	Note: The timing adjustment of the output waveform causes the gap between the timer count value and the output waveform, and the output waveform changes in the reload cycle after the timer underflow. Moreover, the timer interrupt occurs at the change point of the output waveform. (The timing of the interrupt occurrence is behind a half cycle of the count source, compared with timer 1.)
	I I
P42/CARR pin outp	
	veform control by timer 3
Timer 3 count source (carrier wave output selected)	
Timer 3 interrupt	
Timer 3 count value	<u> </u>
	Count period
Carrier waveform	

Fig. 26 Operating waveform diagram of carrier wave generating circuit





Fig. 27 Control waveform diagram of carrier wave by timer 2



RENESAS

Fig. 28 Waveform diagram of carrier wave in "H" duration expansion mode

Timer 3 count source (carrier wave output selected)	
Timer 3 interrupt	
Timer 3 count value	<u>\06\05\04\03\02\01\00\03\02\01\01\03\02\01\00\03\02\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\03\02\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\00\03\02\01\01\00\03\02\01\01\03\02\01\02\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\01\03\02\01\03\02\01\03\02\01\01\03\02\01\01\03\02\01\03\02\01\01\03\02\01\03\0</u>
P42/CARR pin output	
Carrier waveform output trigger bit	

Fig. 29 Control waveform diagram of CARR output by timer 3






Fig. 30 Waveform diagram in 455 kHz carrier wave generating mode

7545 Group








Fig. 32 Setting of carrier wave control by software

Watchdog Timer

The watchdog timer gives a means for returning to a reset status when the program fails to run on its normal loop due to a runaway.

The watchdog timer consists of an 8-bit watchdog timer H and an 8-bit watchdog timer L, being a 16-bit counter.

1. Standard operation of watchdog timer

The watchdog timer is valid by setting "0" to bit 0 of the Function set ROM data (address FFDA16) of the built-in QzROM.

When an internal clock is supplied after waiting the oscillation stabilizing time by timer 1 after system is released from reset, the watchdog timer starts operation. When the watchdog timer H underflows, an internal reset occurs. Accordingly, it is programmed that the watchdog timer control register (address 003916) can be set before an underflow occurs.

When the watchdog timer control register (address 003916) is read, the values of the high-order 6-bit of the watchdog timer H and watchdog timer H count source selection bit are read.

2. Initial value of watchdog timer

By a reset or writing to the watchdog timer control register (address 003916), the watchdog timer H is set to "FF16" and the watchdog timer L is set to "FF16".

3. Operation of watchdog timer H count source selection bit

A watchdog timer H count source can be selected by bit 7 of the watchdog timer control register (address 003916). When this bit is "0", the count source becomes a watchdog timer L underflow signal. The detection time is 262.144 ms at f(XIN) = 4 MHz.

When this bit is "1", the count source becomes f(XIN)/16. In this case, the detection time is 1024 µs at f(XIN) = 4 MHz. This bit is cleared to "0" after reset.

4. STP instruction function selection bit

The function of the STP instruction can be selected by the bit 1 in FSROM. This bit cannot be used for rewriting by executing the STP instruction.

- When this bit is set to "0", internal reset occurs by executing the STP instruction.
- When this bit is set to "1", stop mode is entered by executing the STP instruction.

<Notes on Watchdog Timer>

- 1. The watchdog timer is operating during the wait mode. Write data to the watchdog timer control register to prevent timer underflow.
- 2. The watchdog timer stops during the stop mode. However, the watchdog timer is running during the oscillation stabilizing time after the STP instruction is released. In order to avoid the underflow of the watchdog timer, the watchdog timer H count source selection bit (bit 7 of watchdog timer control register (address 003916)) must be set to "0" just before executing the STP instruction.






Fig. 33 Structure of watchdog timer control register

7545 Group








Fig. 35 Block diagram of watchdog timer and reset circuit

Power-on Reset Circuit

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit.

In order to use the power-on reset circuit effectively, the time for the supply voltage to rise from 0 V to 1.8 V must be set to 1 ms or less.

Voltage Drop Detection Circuit


The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value (Typ.1.75 V). When the STP instruction is executed, the voltage drop detection circuit is stopped, so that the power dissipation is reduced.

The operation of the voltage drop detection circuit is disabled by setting "0" to bit 4 of the Function set ROM data (address FFDA16) of the built-in QzROM.

Note: The emulator MCU "M37545RLSS" is not equipped with the voltage drop detection circuit.

RESETOUT Output

RESETOUT function is used to output "L" level from RESET pin when system reset occurs by the power-on reset, the voltage drop detection circuit or the watchdog timer. Also, the built-in pull-up transistor is connected to the RESET pin.



- **Note:** Keep the value of supply voltage to the minimum value or more of the recommended operating conditions.
- Fig. 36 Operation waveform diagram of power-on reset circuit




Fig. 37 Operation waveform diagram of voltage drop detection circuit


<Note on Voltage Drop Detection Circuit>


The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure ;

supply voltage does not fall below to VDET, and its voltage regoes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VDET and re-goes up after that.





MISRG

The 7545 Group has two power source supply pins. One is the VCC pin, and the other is the VDDR pin only for RAM2. A potential difference between VCC and VDDR may cause some failures in reading from RAM2 or writing to RAM2. Accordingly, if there is a potential difference between VCC and VDDR at power-on, confirm the bit 1 (RAM2 status flag) of MISRG (address 003816) before reading from RAM2 or writing to RAM2.




Fig. 39 Structure of MISRG

- Port P0 direction register (P0D)
 Port P1 direction register (P1D)
 Port P2 direction register (P2D)
 Port P3 direction register (P3D)
 Port P4 direction register (P4D)
 Pull-up control register (PULL)
 Port output mode switch register (PMOD)
 Key-on wakeup pin selection register (KEYSEL)
 Key-on wakeup edge selection register (KEYEDGE)
 Carrier wave control register (CARCNT)
 Prescaler 1 (PRE1)
 Timer 1 (T1)
 Timer 1, 2, 3 control register (TC123)
- (15) Timer 2 primary (T2P)
- (16)(Timer 2 secondary (T2S)
- 17) Timer 3 (T3)
- (18) MISRG
- (19) Watchdog timer control register (WDTCON)
- (20) Interrupt edge selection register (INTEDGE)
- (21) CPU mode register (CPUM)
- (22) Interrupt request register 1 (IREQ1)
- (23) Interrupt control register 1 (ICON1)
- (24) Processor status register
- (25) Program counter

Register contents Address 0016 000116 000316 X XX XX 0 0016 000516 0016 000716 000916 X XXX X | X | 0 | 0 0016 001616 001716 0016 0016 001816 0016 001916 0016 002716 FF16 002816 002916 0316 0016 002A16 002B16 0616 FF₁₆ 002C16 002D16 **FF**16 FF₁₆ 002E16 003816 0 0 0 0 Х 0 0 0 003916 0 0 1 1 1 1 1 1 003A16 0 0 0 0 0 0 0 003B16 0 0 0 0 0 0 Λ 0016 003C16 003E16 0016 (PS) X X | X | X | X | 1 Х Х (PCH) Contents of address FFFD16 (PCL) Contents of address FFFC16

X : Undefined

The content of other registers and RAM are undefined when the microcomputer is reset. The initial values must be surely set before you use it.

Fig. 40 Internal status of microcomputer at reset

CLOCK GENERATING CIRCUIT

An oscillation circuit can be formed by connecting a resonator between XIN and XOUT.

Use the circuit constants in accordance with the resonator manufacturer's recommended values.

No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. (An external feed-back resistor may be needed depending on conditions.)

<Ceramic resonator/quartz-crystal oscillator>

When the ceramic resonator/quartz-crystal oscillator is used for the main clock, connect the ceramic resonator/quartz-crystal oscillator and the external circuit to pins XIN and XOUT at the shortest distance. A feedback resistor is built in between pins XIN and XOUT. (An external feed-back resistor may be needed depending on conditions.)

Oscillation Control

1. Stop mode

When the STP instruction is executed, the internal clock ϕ stops at an "H" level and the XIN oscillator stops. At this time, timer 1 is set to "0316" and prescaler 1 is set to "FF16" when the oscillation stabilization time set bit after release of the STP instruction is "0". On the other hand, timer 1 and prescaler 1 are not set when the above bit is "1". Accordingly, set the wait time fit for the oscillation stabilization time of the oscillator to be used. When an external interrupt is accepted, oscillation is restarted but the internal clock ϕ remains at "H" until timer 1 underflows. As soon as timer 1 underflows, the internal clock ϕ is supplied. This is because when a ceramic resonator is used, some time is required until a start of oscillation.

In the stop mode, the voltage drop detection circuit is stopped, so that the power dissipation is reduced.

2. Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level, but the oscillator does not stop. The internal clock restarts if a reset occurs or when an interrupt is accepted. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted. To ensure that an interrupt will be accepted to release the STP or WIT state, the corresponding interrupt enable bit must be set to "1" before the STP or WIT instruction is executed.






Fig. 41 External circuit of ceramic resonator/quartz-crystal oscillator








Fig. 43 Block diagram of system clock generating circuit (for ceramic resonator)

QzROM Writing Mode

In the QzROM writing mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer which is applicable for this microcomputer. Table 10 lists the pin description (QzROM writing mode) and Figure 44 and Figure 45 show the pin connections.

Refer to Figure 46 and Figure 47 for examples of a connection with a serial programmer.

Contact the manufacturer of your serial programmer for serial programmer. Refer to the user's manual of your serial programmer for details on how to use it.

Table 10	Pin descri	otion (QzROM	writing	mode)
			~		

Pin	Name	I/O	Function
VCC, VSS, VDDR	Power source	Input	Apply 1.8 to 3.6 V to Vcc, and 0 V to Vss and VDDR.
RESET	Reset input	Input	• Reset input pin for active "L". Reset occurs when RESET pin is hold at an "L"level for 16 cycles or more of XIN.
Xin	Clock input	Input	Set the same termination as the single-chip mode.
Xout	Clock output	Output	
P00-P05 P21-P27 P30-P37 P42	I/O port	I/O	 Input "H" or "L" level signal or leave the pin open.
CNVss	VPP input	Input	QzROM programmable power source pin.
P07	ESDA input/output	I/O	Serial data I/O pin.
P20	ESCLK input	Input	Serial clock input pin.
P06	ESPGMB input	Input	Read/program pulse input pin.









Fig. 44 Pin connection diagram (M37545Gx-XXXGP)











NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after reset are undefined except for the interrupt disable flag I which is "1". After reset, initialize flags which affect program execution. In particular, it is essential to initialize the T flag and the D flag because of their effect on calculations.

Interrupts

The contents of the interrupt request bit do not change even if the BBC or BBS instruction is executed immediately after they are changed by program because this instruction is executed for the previous contents. For executing the instruction for the changed contents, execute one instruction before executing the BBC or BBS instruction.

Decimal Calculations

- For calculations in decimal notation, set the decimal mode flag D to "1", then execute the ADC instruction or SBC instruction. In this case, execute SEC instruction, CLC instruction or CLD instruction after executing one instruction before the ADC instruction or SBC instruction.
- In the decimal mode, the values of the N (negative), V (overflow) and Z (zero) flags are invalid.

Ports

The values of the port direction registers cannot be read.

That is, it is impossible to use the LDA instruction, memory operation instruction when the T flag is "1", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS.

It is also impossible to use bit operation instructions such as CLB and SEB and read/modify/write instructions of direction registers for calculations such as ROR.

For setting direction registers, use the LDM instruction, STA instruction, etc.

Instruction Execution Timing

The instruction execution time can be obtained by multiplying the frequency of the internal clock ϕ by the number of cycles mentioned in the machine-language instruction table. The frequency of the internal clock ϕ is 4 times the XIN cycle.

CPU Mode Register

The processor mode bits can be rewritten only once after releasing reset. However, after rewriting it is disable to write any value to the bit. (Emulator MCU is excluded.)

NOTES ON HARDWARE

Handling of Power Source Pin

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (VCC pin) and GND pin (VSS pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.01 μ F to 0.1 μ F is recommended.

NOTES ON USE

Countermeasures Against Noise

1. Shortest wiring length

(1) Package

Select the smallest possible package to make the total wiring length short.

<Reason>

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.




Fig. 48 Selection of packages

(2) Wiring for RESET pin

Make the length of wiring which is connected to the $\overline{\text{RESET}}$ pin as short as possible. Especially, connect a capacitor across the $\overline{\text{RESET}}$ pin and the Vss pin with the shortest possible wiring (within 20mm).

<Reason>

The width of a pulse input into the $\overline{\text{RESET}}$ pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the $\overline{\text{RESET}}$ pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 49 Wiring for the RESET pin

(3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

<Reason>

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 50 Wiring for clock I/O pins

(4) Wiring to CNVss pin

Connect CNVss pin to a GND pattern at the shortest distance. The GND pattern is required to be as close as possible to the GND supplied to Vss.

In order to improve the noise reduction, to connect a 5 k Ω resistor serially to the CNVss pin - GND line may be valid.

As well as the above-mentioned, in this case, connect to a GND pattern at the shortest distance. The GND pattern is required to be as close as possible to the GND supplied to Vss.

<Reason> The CNVss pin of the QzROM is the power source input pin for the built-in QzROM. When programming in the built-in QzROM, the impedance of the CNVss pin is low to allow the electric current for writing flow into the QzROM. Because of this, noise can enter easily. If noise enters the CNVss pin, abnormal instruction codes or data are read from the built-in QzROM, which may cause a program runaway.




Fig. 51 Wiring for the VPP pin of the QzPROM



2. Connection of bypass capacitor

(1) Connection of bypass capacitor across Vss line and Vcc line

Connect an approximately $0.1 \ \mu F$ bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.




Fig. 52 Bypass capacitor across the Vss line and the Vcc line

(2) Connection of bypass capacitor across Vss line and VDDR line

Connect an approximately 0.1 μ F bypass capacitor across the Vss line and the VDDR line as follows:

- Connect a bypass capacitor across the VSS pin and the VDDR pin at equal length.
- Connect a bypass capacitor across the VSS pin and the VDDR pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDDR line.
- Connect the power source wiring via a bypass capacitor to the VSS pin and the VDDR pin.




Fig. 53 Bypass capacitor across the Vss line and the VDDR line

3. Oscillator concerns

So that the product obtains the stabilized operation clock on the user system and its condition, contact the resonator manufacturer and select the resonator and oscillation circuit constants.

Be careful especially when range of voltage and temperature is wide.

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

<Reason>


In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

<Reason>

Signal lines where potential levels change frequently (such as the CARR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.





signal lines where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.





4. Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

- Connect a resistor of 100 Ω or more to an I/O port in series.
- <Software>
- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to direction registers and pull-up control registers at fixed periods.




Fig. 56 Setup for I/O ports

5. Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer.

The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.

This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

• Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

 $N+1 \ge$ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

- <The interrupt processing routine>
- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig. 57 Watchdog timer by software

ELECTRICAL CHARACTERISTICS (QzROM version)

Absolute Maximum Ratings

Table 11 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage Vcc, VDDR	All voltages are	-0.3 to 5.0	V
Vı	Input voltage P00-P07, P10-P11, P20-P27, P30-P37, P40-P42	based on Vss. When an input	-0.3 to Vcc + 0.3	V
Vı	Input voltage RESET, XIN	voltage is measured, output transistors are	-0.3 to Vcc + 0.3	V
Vi	Input voltage CNVss	cut off.	-0.3 to Vcc + 0.3	V
Vo	Output voltage P0o-P07, P1o-P11, P2o-P27, P3o-P37, P4o-P42, Xout, RESET		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Ta = 25°C	200	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Recommended Operating Conditions

Table 12 Recommended operating conditions (1) (Vcc = 1.8 to 3.6 V, Ta = -20 to 85 °C, unless otherwise not
--

			Limits			
Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Power source voltage (At 4MHz)		1.8	3.0	3.6	V
Vss	Power source voltage			0		V
Vih	"H" input voltage P00-P07, P10-P11, P20-P27, P30-P37, P4	40-P42	0.7Vcc		Vcc	V
Vih	"H" input voltage RESET, XIN		0.8Vcc		Vcc	V
VIL	"L" input voltage P00-P07, P10-P11, P20-P27, P30-P37, P4	lo-P42	0		0.3Vcc	V
VIL	"L" input voltage RESET, CNVss		0		0.2Vcc	V
VIL	"L" input voltage XIN		0		0.16Vcc	V
Σloн(peak)	"H" total peak output current ⁽¹⁾ P00–P07, P10–P11, P20–P27, P30–P37, P40–P42				-80	mA
Σlo _L (peak)	"L" total peak output current ⁽¹⁾ P00–P07, P10–P11, P30–P37				80	mA
Σlo _L (peak)	"L" total peak output current ⁽¹⁾ P20–P27, P40–P42				80	mA
Σloн(avg)	"H" total average output current ⁽¹⁾ P00–P07, P10–P11, P20–P27, P30–P37, P40–P42				-40	mA
Σlol(avg)	"L" total average output current ⁽¹⁾ P00–P07, P10–P11, P30–P37				40	mA
Σlol(avg)	"L" total average output current ⁽¹⁾ P20–P27, P40–P42				40	mA
Іон(peak)	"H" peak output current ⁽²⁾ P00–P07, P10–P11, P20–P27, P30–P37, P40–P41	Vcc = 3.0 V			-4	mA
Іон(peak)	"H" peak output current ⁽²⁾ P42	Vcc = 3.0 V			-20	mA
lol(peak)	"L" peak output current ⁽²⁾ P00–P07, P10–P11, P30–P37	Vcc = 3.0 V			4	mA
lol(peak)	"L" peak output current ⁽²⁾ P20–P27, P40–P42	Vcc = 3.0 V			24	mA
loн(avg)	"H" average output current ⁽³⁾ P00–P07, P10–P11, P20–P27, P30–P37, P40–P41	Vcc = 3.0 V			-2	mA
lон(avg)	"H" average output current ⁽³⁾ P42	Vcc = 3.0 V			-10	mA
loL(avg)	"L" average output current ⁽³⁾ P00–P07, P10–P11, P30–P37	Vcc = 3.0 V			2	mA
lol(avg)	"L" average output current ⁽³⁾ P20–P27, P40–P42	Vcc = 3.0 V			12	mA
f(XIN)	Internal clock oscillation frequency ⁽⁴⁾ at ceramic oscillation or external clock input	Vcc = 1.8 to 3.6 V			4	MHz
Vdet	Detection voltage of voltage drop detection circuit	Ta = -20 to 85 °C	1.65	1.75	1.85	V
		Ta = 0 to 50 °C	1.70	1.75	1.80	V
Tdet	Low-voltage detection time of voltage drop detection circuit	When detected voltage passes detection voltage at ±50V/S		0.2	1.2	ms
TPON	Power-on reset circuit valid supply voltage rising time	Vcc = 0 to 1.8 V			1	ms

NOTES:

The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
 The peak output current is the peak current flowing in each port.
 The average output current IOL (avg), IOH (avg) in an average value measured over 100 ms.
 When the oscillation frequency has a duty cycle of 50 %.



Electrical Characteristics

Table 13 Electrical characteristics (1) (Vcc = 1.8 to 3.6 V, Ta = -20 to 85 °C, unless otherwise noted)

				Limits		T
Symbol	Parameter	Test conditions	Min.	Min. Typ.		Unit
Vон	"H" output voltage P00–P07, P10–P11, P20–P27, P30–P37 ⁽¹⁾ P40–P41	Iон = -2.0 mA Vcc = 3.0 V	2.1	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Typ. Max. 7	V
Vон	"H" output voltage P42	Iон = -10 mA Vcc = 3.0 V	1.0			V
Vol	"L" output voltage P00–P07, P10–P11, P30–P37	IoL = 2 mA Vcc = 3.0 V			0.9	V
Vol	"L" output voltage IoL = 12 mA P20-P27, P40-P42 Vcc = 3.0 V				1.5	V
Vt+-Vt-	Hysteresis INT0, INT1, P00–P07 ⁽²⁾	Vcc = 3.0 V		0.3		V
Vt+-Vt-	Hysteresis RESET	Vcc = 3.0 V		0.45		V
Ін	"H" input current P00-P07, P10-P11, P20-P27, P30-P37, P40-P42	VI = Vcc (Pin floating. Pull up transistors "off")			5.0	μΑ
Ін	"H" input current RESET	VI = VCC			5.0	μΑ
lı∟	"L" input current P00-P07, P10-P11, P20-P27, P30-P37, P40-P42	VI = Vss (Pin floating. Pull up transistors "off")			-5.0	μA
Rfb	Feed-back resistor value between XIN-XOUT	Vcc = 3.0 V, VI = 3.0 V	700		3200	kΩ
Rрн	Pull-up resistor value P00–P07	Vcc = 3.0 V, VI = 0 V	50	120	250	kΩ
Rрн	Pull-up resistor value RESET	Vcc = 3.0 V, VI = 0 V	25	60	130	kΩ
Rpl	Pull-down resistor value RESET	Vcc = 3.0 V, VI = 3.0 V		7.0		kΩ
VRAM1	RAM1 hold voltage (Vcc)	When clock stopped	1.1		3.6	V
Vram2	RAM2 hold voltage (VDDR)	When clock stopped and reset by voltage drop detection	1.1			V

NOTES: 1. In this case, CMOS output is selected by the port output mode selection register. 2. It is available only when operating key-on wake up.

Electrical Characteristics (continued)

Symbol Parameter Test conditio				Limits			Unit
Symbol	Falameter	Test conditions		Min.	Тур.	Max.	Unit
lcc	Power source current	Vcc = 3.0 V, f(XIN) = 4 MHz Output transistors "off"			0.6	1.2	mA
		Vcc = 3.0 V, f(XIN) = 4 MHz (in WIT state), functions except timer 1 disabled, Output transistors "off"			0.3	0.6	mA
		All oscillation stopped (in STP state)	Ta = 25°C		0.1	1.0	μA
		Output transistors "off" Vcc \ge Vddr \ge Vcc - 0.6 V	Ta = 85°C			10.0	μA
Iddr		During reset by voltage drop detection circuit	Ta = 25°C		0.1	1.0	μΑ
		$V\text{ddr} = 1.1 \text{ V}, \ 1.8 \text{ V} \geq V\text{cc} \geq 0 \text{ V}$	Ta = 85°C			10.0	μA

Table 14 Electrical characteristics (2) ()/cc	= 1.8 to 3.6 V, Ta = -20 to 85 °C, unless otherwise noted)
	= 1.0 10 3.0 V, 1a = -20 10 03 C, utilies 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Timing Requirements

Table 15 Timing Requirements (Vcc = 1.8 to 3.6 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
Symbol	Falanielei	Min.	Unit		
tw(RESET)	Reset input "L" pulse width	2			μS
tc(XIN)	External clock input cycle time	250			ns
twh(Xin)	External clock input "H" pulse width	100			ns
twl(Xin)	External clock input "L" pulse width	100			ns
twн(INTo)	INTo, INT1, input "H" pulse width	460			ns
tw∟(INT₀)	INTo, INT1, input "L" pulse width	460			ns

Switching Characteristics

Table 16 Switching Characteristics (Vcc = 1.8 to 3.6 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits		Unit	
Symbol	Falaneter	Min. Typ. Max.		Max.		
tr(CMOS)	CMOS output rising time ⁽¹⁾		25	100	ns	
tf(CMOS)	CMOS output falling time ⁽¹⁾		25	100	ns	

NOTE:

1. Pin Xout is excluded





Fig 58. Timing chart

PACKAGE OUTLINE



APPENDIX

NOTES ON PROGRAMMING

Processor Status Register

1. Initializing of processor status register

Flags which affect program execution must be initialized after a reset.

In particular, it is essential to initialize the T and D flags because they have an important effect on calculations. <Reason>

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1".




Fig 1. Initialization of processor status register

2. How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S+1). If necessary, execute the PLP instruction to return the PS to its original status.




Fig 2. Stack memory contents after PHP instruction execution

Decimal Calculations

1. Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

2. Notes on status flag in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a ADC or SBC instruction is executed.

The carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.




Fig 3. Status flag at decimal calculations

3. JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

4. Multiplication and division instructions

- (1) The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- (2) The execution of these instructions does not change the contents of the processor status register.

5. Read-modify-write instruction

Do not execute a read-modify-write instruction to the read invalid address (SFR).

The read-modify-write instruction operates in the following sequence: read one-byte of data from memory, modify the data, write the data back to original memory. The following instructions are classified as the read-modify-write instructions in the 740 Family.

- (1) Bit management instructions: CLB, SEB
- (2) Shift and rotate instructions: ASL, LSR, ROL, ROR, RRF
- (3) Add and subtract instructions: DEC, INC
- (4) Logical operation instructions (1's complement): COM

Add and subtract/logical operation instructions (ADC, SBC, AND, EOR, and ORA) when T flag = "1" operate in the way as the read-modify-write instruction. Do not execute the read invalid SFR.

<Reason>

When the read-modify-write instruction is executed to read invalid SFR, the instruction may cause the following consequence: the instruction reads unspecified data from the area due to the read invalid condition. Then the instruction modifies this unspecified data and writes the data to the area. The result will be random data written to the area or some unexpected event.

NOTES ON PERIPHERAL FUNCTIONS

Notes on I/O Ports

1. Pull-up control register

When using each port which built in pull-up resistor as an output port, the pull-up control bit of corresponding port becomes invalid, and pull-up resistor is not connected. <Reason>

Pull-up control is effective only when each direction register is set to the input mode.

2. Notes in stand-by state

In stand-by state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined".

Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.

When determining a resistance value, note the following points:External circuit

- · Variation of output levels during the ordinary operation
- When using a built-in pull-up resistor, note on varied current values:
- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external.

<Reason>

The output transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of an input port and an I/O port are "undefined". This may cause power source current.

*1 stand-by state : the stop mode by executing the STP instruction

3. Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*1, the value of the unspecified bit may be changed.

<Reason>

I/O ports are set to input or output mode in bit units. Reading from a port register or writing to it involves the following operations.

· Port in input mode

Read: Read the pin level.

Write: Write to the port latch.

• Port in output mode

Read: Read the port latch or read the output from the peripheral function (specifications differ depending on the port).

Write: Write to the port latch. (The port latch value is output from the pin.)

Since bit managing instructions*1 are read-modify-write instructions,*2 using such an instruction on a port register causes a read and write to be performed simultaneously on the bits other than the one specified by the instruction.

When an unspecified bit is in input mode, its pin level is read and that value is written to the port latch. If the previous value of the port latch differs from the pin level, the port latch value is changed.

If an unspecified bit is in output mode, the port latch is generally read. However, for some ports the peripheral function output is read, and the value is written to the port latch. In this case, if the previous value of the port latch differs from the peripheral function output, the port latch value is changed.

- *1 Bit managing instructions: SEB and CLB instructions
- *2 Read-modify-write instructions: Instructions that read memory in byte units, modify the value, and then write the result to the same location in memory in byte units

4. Direction register

The values of the port direction registers cannot be read.

That is, it is impossible to use the LDA instruction, memory operation instruction when the T flag is "1", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS.

It is also impossible to use bit operation instructions such as CLB and SEB and read-modify-write instructions of direction registers for calculations such as ROR.

For setting direction registers, use the LDM instruction, STA instruction, etc.



Termination of Unused Pins

1. Terminate unused pins

Perform the following wiring at the shortest possible distance (20 mm or less) from microcomputer pins.

(1) I/O ports

Set the I/O ports for the input mode and connect each pin to VCC or Vss through each resistor of 1 k Ω to 10 k Ω . The port which can select a built-in pull-up resistor can also use the built-in pull-up resistor.

When using the I/O ports as the output mode, open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

2. Termination remarks

(1) I/O ports setting as input mode

(1) Do not open in the input mode.

<Reason>

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (1) shown on the above "1. Terminate unused pins".

(2) Do not connect to VCC or Vss directly.

<Reason>

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur.

(3) Do not connect multiple ports in a lump to VCC or Vss through a resistor.

<Reason>

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

Notes on Interrupts

1. Change of relevant register settings

When not requiring for the interrupt occurrence synchronous with the following case, take the sequence shown in Figure 4.When switching external interrupt active edge

• When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated




Fig 4. Sequence of changing relevant register

<Reason>

When setting the followings, the interrupt request bit of the corresponding interrupt may be set to "1".

- When switching external interrupt active edge
- INT0 interrupt edge selection bit (bit 0 of Interrupt edge selection register (address 3A16))

INT1 interrupt edge selection bit (bit 1 of Interrupt edge selection register)

Key-on wakeup edge selection register (address 1916)

2. Check of interrupt request bit

When executing the BBC or BBS instruction to determine an interrupt request bit immediately after this bit is set to "0", take the following sequence.

<Reason>

If the BBC or BBS instruction is executed immediately after an interrupt request bit is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.




Fig 5. Sequence of check of interrupt request bit

Notes on Timers

- 1. When n (0 to 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- 2. Timer count source
- Stop timer 2, timer 3 counting to change its count source.
- 3. Timer 1, timer 2, timer 3 count start timing and count time when operation starts

Time to first underflow is different from time among next underflow by the timing to start the timer and count source operations after count starts.

4. Timer 2, timer 3, carrier wave generating circuit

The timing adjustment of the output waveform causes the gap between the timer count value and the output waveform, and the output waveform changes in the reload cycle after the timer underflow.

Moreover, the timer interrupt occurs at the change point of the output waveform.

(The timing of the interrupt occurrence is behind a half cycle of the count source, compared with timer 1.)

Notes on Watchdog Timer

- 1. The watchdog timer is operating during the wait mode. Write data to the watchdog timer control register to prevent timer underflow.
- 2. The watchdog timer stops during the stop mode. However, the watchdog timer is running during the oscillation stabilizing time after the STP instruction is released. In order to avoid the underflow of the watchdog timer, the watchdog timer H count source selection bit (bit 7 of watchdog timer control register (address 3916)) must be set to "0" just before executing the STP instruction.

Notes on RESET Pin

(1) Connecting capacitor

In case where the $\overline{\text{RESET}}$ signal rise time is long, connect a ceramic capacitor or others across the $\overline{\text{RESET}}$ pin and the Vss pin.

And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

<Reason>

If the several nanosecond or several ten nanosecond impulse noise enters the $\overline{\text{RESET}}$ pin, it may cause a microcomputer failure.

Notes on Power-on Reset Circuit

Reset occurs by the power-on reset circuit under the following conditions;

• when the power source voltage rises from 0 V to 1.8 V within 1 ms.

Also, note that reset may not occur under the following conditions;

- when the power source voltage rises from the voltage higher than 0 V.
- when it takes longer than 1 ms that the power source voltage rises from 0 V to 1.8 V.


Note on Voltage Drop Detection Circuit


The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure ;

supply voltage does not fall below to VDET, and its voltage regoes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VDET and re-goes up after that.





Notes on Clock Generating Circuit

(1) CPU mode register

Processor mode bits (bits 1 and 0) of CPU mode register (address 3B16) is used to control operation modes of the microcomputer. In order to prevent the dead-lock by erroneously writing (ex. program run-away), these bits can be rewritten only once after releasing reset.

After rewriting, it is disabled to write any data to the bit. (The emulator MCU "M37545RLSS" is excluded.)

Also, when the read-modify-write instructions (SEB, CLB, etc.) are executed to bits 2, 6, 7, bits 1 and 0 are locked.

(2) Ceramic resonator

When the ceramic resonator/quartz-crystal oscillation is used for the main clock, connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. A feedback resistor is built-in.



Notes on Oscillation Control

1. Stop mode

- (1) When the stop mode is used, set "1" (STP instruction enabled) to the STP instruction function selection bit (bit 1 of Function set ROM data (address FFDA16)).
- (2) The oscillation stabilizing time after release of STP instruction can be selected from "set automatically"/"not set automatically" by the oscillation stabilizing time set bit after release of the STP instruction (bit 0 of MISRG (address 3816)). When "0" is set to this bit, "0316" is set to timer 1 and "FF16" is set to prescaler 1 automatically at the execution of the STP instruction. When "1" is set to this bit, set the wait time to timer 1 and prescaler 1 according to the oscillation stabilizing time of the oscillation. Also, when timer 1 is used, set values again to timer 1 and prescaler 1 after system is returned from the stop mode.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

Note on Product Shipped in Blank

As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur.

Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

Precautions Regarding Overvoltage

Make sure that voltage exceeding the VCC pin voltage is not applied to other pins. In particular, ensure that the state indicated by bold lines in Figure 7 does not occur for pin P40 (CNVss power source pin for QzROM) during power-on or power-off. Otherwise the contents of QzROM could be rewritten.




Fig 7. Example of Overvoltage

DATA REQUIRED FOR QZROM WRITING ORDERS

The following are necessary when ordering a QzROM product shipped after writing:

- 1. QzROM Writing Confirmation Form*
- 2. Mark Specification Form*
- 3. ROM data.....Mask file

* For the QzROM writing confirmation form and the mark specification form, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/homepage.jsp).

Notes on QzROM Writing Orders

When ordering the QzROM product shipped after writing, submit the mask file (extension: .msk) which is made by the mask file converter MM.

Be sure to set the ROM option setup data (referred to as "Mask option setup data" in MM) when making the mask file by using the mask file converter MM.

Notes on ROM Code Protect

(QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

Renesas Technology corp. write the value of the ROM option setup data in the ROM code protect address (address FFDB16) when writing to the QzROM. As a result, in the contents of the ROM code protect address the ordered value may differ from the actual written value.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled. Therefore, the contents of the ROM code protect address of the QzROM product shipped after writing is "0016" or "FF16".

If you set except "0016" and "FF16" or nothing at the ROM option data, we cannot generate the ROM data.

NOTES ON HARDWARE

Handling of Power Source Pin

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (VCC pin, VDDR pin) and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.1 μ F is recommended.

Handling of CNVss Pin

The CNVss pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (VPP pin) as well. To improve the noise reduction, make the length of wiring between the CNVss pin and the Vss pin the shortest possible.



REVISION HISTORY

7545 Group Datasheet

Page Summary 1.00 Feb. 07, 2005 - First edition issued 1.01 May. 10, 2005 20 Fig.22: Carrier wave auto-control bit: "1" and "0" added. 1.01 May. 10, 2005 20 Fig.22: Carrier wave auto-control bit: "1" and "0" added. 1.01 May. 10, 2005 20 Standard operation of watchdog timer and Operation of STP instruction disable bit: address FFDA+s 1.01 May. 10, 2005 20 State transition deleted	Rev.	Date	Description			
1.01 May. 10, 2005 20 Fig.22 : Carrier wave auto-control bit: "1" and "0" added. 26 Standard operation of watchdog timer and Operation of STP instruction disable bit: address FFpAre Note on Watchdog Timer 2: set to "1" just before → set to "0" just before → Woltage Drop Detection Circuit: address FFpAre → address FFDAre → addres fFDAre → address fFDAre → address fFDAre →			Page	Summary		
1.02 26 Standard operation of watchdog timer and Operation of STP instruction disable bit: address FFDA16 Note on Watchdog Timer 2: set to "1" just before → set to "0" just before 28 Voltage Drop Detection Circuit: address FFEA16 → address FFDA16 33 State transition deleted 36 Fig. 51 partly revised 40 Table 9: Rn; V → KΩ 42 Fig. 55: CNTR0 → INT0 Notes on Watchdog timer : set to "1" just before → set to "0" just before Notes on Clock Generating Circuit 1: bits 2 to 4 to 7 → bits 2, 6, 7 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 31 Table 1: added. 101 ROM code Protect Address (address FFDB16) added. 102 Jul. 20, 2005 All pages ROM option data] ROMOP → [Function set ROM] FSROM 11 ROM code Protect Address (address FFDB16) added. 103 Cot. 21, 2005 - 103 Oct. 21, 2005 - 104 May, 17, 2006 - 105 DaTA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.04 May, 17, 2006 -	1.00	Feb. 07, 2005	-	First edition issued		
address FF[A1s → address FF[DA1s Note on Watchdog Time 2: set to "1" just before → set to "0" just before 28 Voltage Drop Detection Circuit: address FFEA1s → address FFDA1s 33 State transition deleted 36 Fig. 51 partly revised 40 Table 9: PR:; V → KΩ 42 Fig. 55: CNTR → INT0 47 Notes on Vlatchdog timer: set to "1" just before → set to "0" just before 1.02 Jul. 20, 2005 All pages 7 Notes on Clock Generating Circuit 1: bits 2 to 4 to 7 → bits 2, 6, 7 1.02 Jul. 20, 2005 All pages 7 Notes on Clock Generating Circuit 1: bits 2 to 4 to 7 → bits 2, 6, 7 1.02 Jul. 20, 2005 All pages 7 NOt option → Function set ROM 3 Table 1: added. 11 ROM Option data ROMOP → [Function set ROM] FSROM Fig. 42: A3: partly revised. 35 8 ROM option data ROMOP → Function set ROM] FSROM Fig. 42: Distruction function setection bit 50 9 Operation of STP instruction function selection bit 1.03 Oct. 21, 2005 - 9 SPortation file bi	1.01	May. 10, 2005	20	Fig.22 : Carrier wave auto-control bit; "1" and "0" added.		
33 State transition deleted 36 Fig. 51 partity revised 36 Fig. 55: CNTR0 → INT0 40 Table 9: Ret; V → kΩ 42 Fig. 55: CNTR0 → INT0 47 Notes on Vlatchdog timer: set to "1" just before → set to "0" just before Notes on Clock Generating Circuit 1: bits 2 to 4 to 7 → bits 2, 6, 7 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 33 Table 1: added. ROM Ocdoe Protect Address (address FFDB1e) added. 16 Termination of unused pins added. ROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: parthy revised. 37 (4) Wining to CNVss pin → (4) Wiring to VPP pin DATA REQUIRED FOR QzROM WRITING ORDERS, Notes On QzROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - STP instruction disable bit → STP instruction function selection bit "revised. 1.04 May. 17, 2006 - STP ELIMINARY" eliminated. 1.04 May. 17, 2006 - PRELIMINARY" eliminated. 1.05 May. 18, 2006 6 Fig. 4: Reserved → Renesas Shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. 1.04 May. 17, 2006 - PRELIMINARY"			26	address $FFEA_{16} \rightarrow address FFDA_{16}$		
1.02 36 Fig. 51 partly revised 40 Table 9: RPL; V → kΩ 42 Fig. 55: CNTR0 → INT0 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 3 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 3 1.02 Jul. 20, 2005 All pages ROM option o + Function set ROM 3 1.02 Jul. 20, 2005 All pages ROM option data] ROMOP → Function set ROM 3 1.03 Cot. 21, 2005 IROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: partly revised. 37 (4) Wiring to CNPs pin > (4) Wiring to VPP pin 51 DATA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - STP instruction disable bit → STP instruction function selection bit "revised. 1.03 Oct. 21, 2005 - STP instruction function selection bit "revised. 1.03 Oct. 21, 2005 - STP instruction function selection bit "revised. 1.04 May. 17, 2006 - PRELIMINARY" eliminated. 1.05 May. 1			28	Voltage Drop Detection Circuit: address $FFEA_{16} \rightarrow address FFDA_{16}$		
40 Table 9: RPL; V → KΩ 42 Fig. 55: CNTR0 → INT0 47 Notes on Clock Generating Circuit 1: bits 2 to 4 to 7 → bits 2, 6, 7 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 3 Table 1: added. ROM Code Protect Address (address FFDB te) added. 1.02 Jul. 20, 2005 All pages ROM option data] ROMOP → [Function set ROM] 3 Table 1: added. ROM option data] ROMOP → [Function set ROM] FSROM 1.02 Jul. 20, 2005 All pages ROM option data] ROMOP → [Function set ROM] FSROM 1.03 GCt. 21, 2005 - Steparation of UNUSE pin → (4) Wiring to VPP pin 51 DATA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - Steparation of STP instruction function selection bit revised. 1.03 Dott. 21, 2005 - Steparation of STP instruction function selection bit "revised. 1.04 May. 17, 2006 - Steparation STP instruction function selection bit (bit 0 of FSROM))" added. 1.05 May. 18, 2006 6 Fig. 42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note.			33	State transition deleted		
42 Fig. 55: CNTR0 → INT0 47 Notes on Watchdog timerset to "1" just before → set to "0" just before Motes on Clock Generating Circuit 1: bits 2 to 4 to 7 → bits 2, 6, 7 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 3 Table 1: added. 11 ROM Code Protect Address (address FFDB16) added. 1.02 Jul. 20, 2005 All pages ROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: partly revised. 35 [ROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: partly revised. 37 (4) Wiring to CNVss pin → (4) Wiring to VPP pin 51 DATA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - STP instruction function selection bit "evised. 29 "Operation of STP instruction function selection bit" revised. 35 1.03 Fig.32 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added. 1.04 May. 17, 2006 - "PRELIMINARY" eliminated. 1.05 May. 18, 2006 6 Fig.4" under development" eliminated. 1.04 May. 17, 2006 - "PRELIMINARY" eliminated.			36	Fig. 51 partly revised		
47 Notes on Watchdog timer: set to "1" just before → set to "0" just before Motes on Clock Generating Circuit 1: bits 2 to 4 to 7 → bits 2, 6, 7 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 3 Table 1: added. ROM Code Protect Address (address FFDB1s) added. 1.02 Image: Row Code Protect Address (address FFDB1s) added. 1.03 ROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: partly revised. 37 (4) Wring to CNVSs pin → (4) Wring to VPP pin DATA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - STP instruction disable bit → STP instruction function selection bit "Com start (Watchdog timer disable bit (bit 0 of FSROM))" added. 35 Function set ROM : Description revised. 36 Function set ROM : Description revised. 36 Function set ROM : Description revised. 1.04 May. 17, 2006 - 1.05 May. 18, 20006 Fig.42 "Under development" eliminated. 1.05 May. 18, 20006 Fig.42 "Under development" eliminated. 1.05 May. 18, 20006 Fig.42 "Under development" eliminated. 1.06 Feb. 29, 2008			40	Table 9: RPL; V \rightarrow k Ω		
1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 3 Table 1: added. 11 ROM Code Protect Address (address FFDB16) added. 1.02 Jul. 20, 2005 All pages ROM Option data] ROMOP → [Function set ROM] FSROM 1.03 IROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: partly revised. 37 (4) Wiring to CNVss pin → (4) Wiring to VPP pin 51 DATA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - STP instruction disable bit → STP instruction function selection bit 29 "Operation of STP instruction function selection bit" revised. 35 510 STP instruction disable bit → STP instruction function selection bit 30 Fig.33 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added. 1.04 May. 17, 2006 - "PRELIMINARY" eliminated. 1.05 May. 18, 2006 Fig.4 "Under development" eliminated. 1.06 Feb. 29, 2008 1 Revised by additional new products (memory size) Fig. 9 is revised <			42	Fig. 55: $CNTR_0 \rightarrow INT_0$		
1.03 Table 1: added. 11 ROM Code Protect Address (address FFDB16) added. 16 Termination of unused pins added. 16 Termination of unused pins added. 17 (4) Wiring to CNVss pin → (4) Wiring to VPP pin 10 DATA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - 1.03 Oct. 21, 2005 - STP Instruction disable bit → STP instruction function selection bit 29 "Operation of STP instruction function selection bit" revised. 30 Fig.33 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added. 25 Function set ROM : Description revised. 1.04 May. 17, 2006 - 1.05 May. 18, 2006 6 1.06 Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. 1.06 Fig. 29, 2008 1 1.07 Revised by additional new products (memory size) 2 Fig. 2 is added 3 Revised by additional new products (memory size, package, Fig. 6, and Table 4) </td <td></td> <td></td> <td>47</td> <td></td>			47			
11 ROM Code Protect Address (address FFDB16) added. 16 Termination of unused pins added. 35 [ROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: partly revised. 37 (4) Wiring to CNVss pin → (4) Wiring to VPP pin 51 DATA REQUIRED FOR QZROM WRITING ORDERS, Notes On QZROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - 51 STP instruction disable bit → STP instruction function selection bit 29 "Operation of STP instruction function selection bit" revised. 30 Fig.33 Block diagram of watchdog timer disable bit (bit 0 of FSROM))" added. 35 Function set ROM : Description revised. Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. 1.04 May. 17, 2006 - 1.05 May. 18, 2006 6 7 Fig. 4: "Under development" eliminated. 1.06 Feb. 29, 2008 1 8 Revised by additional new products (memory size and package) 6 Fig. 2 is added 8 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 1.06 Fig. 5 is revised <t< td=""><td>1.02</td><td>Jul. 20, 2005</td><td>All pages</td><td>ROM option \rightarrow Function set ROM</td></t<>	1.02	Jul. 20, 2005	All pages	ROM option \rightarrow Function set ROM		
16 Termination of unused pins added. 35 [ROM option data] ROMOP → [Function set ROM] FSROM 76 (4) Wiring to CNVss pin → (4) Wiring to VPP pin 51 DATA REQUIRED FOR QZROM WRITING ORDERS, Notes On QZROM Writing 0rders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - 9 "Operation of STP instruction function selection bit" revised. 30 Fig.32 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added. 55 Function set ROM : Description revised. Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. Fig.43: Bit 0, bit 1 and bit 4 of FSROM revised. Fig.42: Reserved → Renesas shipment test area 1.04 May. 17, 2006 - 1.05 May. 18, 2006 6 Fig.4: "Under development" eliminated. - 1.06 Feb. 29, 2008 1 Revised by additional new products (memory size) - Fig. 2 is added 3 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 12 Fig. 9 is revised			3	Table 1: added.		
35 [ROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: partly revised. 37 37 (4) Wiring to CNVss pin → (4) Wiring to VPP pin 51 DATA REQUIRED FOR QZROM WRITING ORDERS, Notes On QZROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - 79 "Operation of STP instruction disable bit → STP instruction function selection bit 29 "Operation of STP instruction function selection bit" revised. 30 Fig.33 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit O of FSROM))" added. Function set ROM : Description revised. Fig.43: Bit 0, bit 1 and bit 4 of FSROM revised. Fig.43: Bit 0, bit 1 and bit 4 of FSROM revised. 1.04 May. 17, 2006 1.05 May. 18, 2006 6 Fig.4 "Under development" eliminated. 1.06 May. 18, 2006 7 Fig. 2 is added 8 Revised by additional new products (memory size) 1 Fig. 5 is added 8 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 1.06 Fig. 10 is revised 1 Fig. 10 is revised			11	ROM Code Protect Address (address FFDB16) added.		
Fig. 42, 43: partly revised. 37 (4) Wiring to CNVss pin → (4) Wiring to VPP pin 51 DATA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - STP instruction disable bit → STP instruction function selection bit 29 "Operation of STP instruction function selection bit" revised. 30 30 Fig.33 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added. 35 Function set ROM : Description revised. Fig.42: RServed → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. 1.04 May. 17, 2006 - 1.05 May. 18, 2006 6 Fig.42: is added 3 Revised by additional new products (memory size) 1.06 Feb. 29, 2008 1 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 1.06 Fig. 2 is added 3 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 1.06 Fig. 9 is revised 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM Area and Notes (2) - (5) added Cloc			16	Termination of unused pins added.		
51 DATA REQUIRED FOR Q2ROM WRITING ORDERS, Notes On Q2ROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - STP instruction disable bit → STP instruction function selection bit 29 "Operation of STP instruction function selection bit" revised. 30 30 Fig.33 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added. 35 Function set ROM : Description revised. Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. 1.04 May. 17, 2006 - 1.05 May. 18, 2006 6 7 Fig. 42 "Under development" eliminated. 1.06 Feb. 29, 2008 1 8 Revised by additional new products (memory size) 2 Fig. 2 is added 3 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 12 Fig. 9 is revised 12 Fig. 9 is revised 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted 14 Fig. 10 is revised 16 16 Fig. 12 added 16 <td></td> <td></td> <td>35</td> <td></td>			35			
Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 - STP instruction disable bit → STP instruction function selection bit 29 "Operation of STP instruction function selection bit" revised. 30 Fig.33 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added. 35 Function set ROM : Description revised. Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. Fig.43: Bit 0, bit 1 and bit 4 of FSROM revised. 1.04 May. 17, 2006 - "PRELIMINARY" eliminated. 1.05 May. 18, 2006 6 Fig.4: "Under development" eliminated. 1.06 Feb. 29, 2008 1 Revised by additional new products (memory size) 2 Fig. 2 is added 3 Revised by additional new products (memory size and package) 6 Fig. 5 is added 8 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 12 Fig. 9 is revised 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted 14 Fig.10 is revised 16 Fig.12 added			37	(4) Wiring to CNVss pin \rightarrow (4) Wiring to VPP pin		
29"Operation of STP instruction function selection bit" revised.30Fig.33 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added.35Function set ROM : Description revised. Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. Fig.43: Bit 0, bit 1 and bit 4 of FSROM revised.1.04May. 17, 2006-"PRELIMINARY" eliminated.1.05May. 18, 20066Fig.4 "Under development" eliminated.1.06Feb. 29, 20081Revised by additional new products (memory size)2Fig. 2 is added 3Revised by additional new products (memory size and package) 66Fig. 5 is added 8Revised by additional new products (memory size, package, Fig. 6, and Table 4) 1212Fig. 9 is revised13Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted14Fig. 10 is revised15Fig. 12 added			51	Orders,		
30 Fig.33 Block diagram of watchdog timer and reset circuit "Count start (Watchdog timer disable bit (bit 0 of FSROM))" added. 35 Function set ROM : Description revised. Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. Fig.43: Bit 0, bit 1 and bit 4 of FSROM revised. 1.04 May. 17, 2006 - "PRELIMINARY" eliminated. 1.05 May. 18, 2006 6 Fig.4 "Under development" eliminated. 1.06 Feb. 29, 2008 1 Revised by additional new products (memory size) 2 Fig. 2 is added 3 Revised by additional new products (memory size and package) 6 Fig. 5 is added 8 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 12 Fig. 9 is revised 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted 14 Fig. 10 is revised 14 Fig.12 added	1.03	Oct. 21, 2005	-	STP instruction disable bit $ ightarrow$ STP instruction function selection bit		
Image: Second			29	"Operation of STP instruction function selection bit" revised.		
Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. Fig.43: Bit 0, bit 1 and bit 4 of FSROM revised.1.04May. 17, 2006-"PRELIMINARY" eliminated.1.05May. 18, 20066Fig.4 "Under development" eliminated.1.06Feb. 29, 20081Revised by additional new products (memory size)2Fig. 2 is added 3Revised by additional new products (memory size and package) 66Fig. 5 is added 8Revised by additional new products (memory size, package, Fig. 6, and Table 4)12Fig. 9 is revised 13Fig. 9 is revised13Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted14Fig. 10 is revised 1615Fig. 10 is revised Fig. 12 added			30			
1.05 May. 18, 2006 6 Fig. 4 "Under development" eliminated. 1.06 Feb. 29, 2008 1 Revised by additional new products (memory size) 2 Fig. 2 is added 3 Revised by additional new products (memory size and package) 6 Fig. 5 is added 8 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 12 Fig. 9 is revised 13 Function set ROM Area and Notes (2) - (5) added 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM 14 Fig. 10 is revised 16 Fig.12 added			35	 Fig.42: Reserved → Renesas shipment test area "When the checksum is included in the user program, avoid assigning it to these areas." added to Note. 		
1.06 Feb. 29, 2008 1 Revised by additional new products (memory size) 2 Fig. 2 is added 3 Revised by additional new products (memory size and package) 6 Fig. 5 is added 8 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 12 Fig. 9 is revised 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted 14 Fig. 10 is revised 14 Fig. 10 is revised 16 Fig.12 added	1.04	May. 17, 2006	-	"PRELIMINARY" eliminated.		
2Fig. 2 is added3Revised by additional new products (memory size and package)6Fig. 5 is added8Revised by additional new products (memory size, package, Fig. 6, and Table 4)12Fig. 9 is revised13Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted14Fig. 10 is revised16Fig.12 added	1.05	-	6			
3Revised by additional new products (memory size and package)6Fig. 5 is added8Revised by additional new products (memory size, package, Fig. 6, and Table 4)12Fig. 9 is revised13Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted14Fig. 10 is revised16Fig.12 added	1.06	Feb. 29, 2008	1	Revised by additional new products (memory size)		
 Fig. 5 is added Revised by additional new products (memory size, package, Fig. 6, and Table 4) Fig. 9 is revised Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted Fig. 10 is revised Fig. 12 added 				-		
8 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 12 Fig. 9 is revised 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted 14 Fig. 10 is revised 16 Fig.12 added						
12Fig. 9 is revised13Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted14Fig. 10 is revised16Fig.12 added				Fig. 5 is added		
13 Function set ROM Area and Notes (2) - (5) added 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted 14 Fig. 10 is revised 16 Fig.12 added						
Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted 14 Fig. 10 is revised 16 Fig.12 added						
16 Fig.12 added			13	Clock circuit is deleted from [Function set ROM data] FSROM		
			14	Fig. 10 is revised		
20 to 24 Interrupts is revised whole			16	Fig.12 added		
			20 to 24	Interrupts is revised whole		

REVISION HISTORY

7545 Group Datasheet

Rev.	Date		Description
		Page	Summary
1.06	Feb. 29, 2008	34	Initial value of watchdog timer: Description added Operation of STP instruction function selection bit deleted STP instruction function selection bit added
		35	Fig. 35 is revised
		38	Fig. 42 is revised
		40	Function set ROM is moved to Memory (page 13)
		40 to 44	QzROM Writing Mode is added
		45	Notes on Hardware is added
		46	(4) Wiring to VPP pin: "VPP" \rightarrow "CNVss" Fig.52 is revised
		52	Symbol of Feed-back resistor value between XIN-XOUT is revised
		55	PLSP0032JB-A package is added.
		56	Fig.2, 4, and BRK instruction deleted
		57	Modifying output data with bit managing instruction is revised
		59	Notes on Watchdog Timer: 3. is added
		60	Notes on Oscillation Control is revised ("1" \rightarrow "0") Precautions Regarding Overvoltage is added

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
 All information included in this document such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the date this document, when exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a fast stude of the document. You should evaluate the information in light of the total system before deciding about the applicability or therwise in systems the failure or malfunction dwite specification. The programs are of the purpose, is any particular studies of the studies of the studies and the studies of the studie



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com