

# ST62T40B/E40B

# 8-BIT OTP/EPROM MCU WITH LCD DRIVER, EEPROM AND A/D CONVERTER


- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -40 to +85°C Operating Temperature Range
- Run, Wait and Stop Modes
- 5 Interrupt Vectors
- Look-up Table capability in Program Memory
- Data Storage in Program Memory: User selectable size
- Data RAM: 192 bytes
- Data EEPROM: 128 bytes
- User Programmable Options
- 24 I/O pins, fully programmable as:
  - Input with pull-up resistor
  - Input without pull-up resistor
  - Input with interrupt generation
  - Open-drain or push-pull output
  - Analog Input
  - LCD segments (8 combiport lines)
- 4 I/O lines can sink up to 20mA to drive LEDs or TRIACs directly
- Two 8-bit Timer/Counter with 7-bit programmable prescaler
- Digital Watchdog
- 8-bit A/D Converter with 12 analog inputs
- 8-bit Synchronous Peripheral Interface (SPI)
- LCD driver with 45 segment outputs, 4 backplane outputs and selectable multiplexing ratio.
- 32kHz oscillator for stand-by LCD operation
- Power Supply Supervisor (PSS)
- On-chip Clock oscillator can be driven by Quartz Crystal or Ceramic resonator
- One external Non-Maskable Interrupt
- ST6240-EMU2 Emulation and Development System (connects to an MS-DOS PC via a parallel port).

## **DEVICE SUMMARY**

DEVICE	OTP (Bytes)	EPROM (Bytes)	EEPROM (Bytes)	I/O Pins
ST62T40B	7948	-	128	16 to 24
ST62E40B		7948	128	16 to 24



## PQFP80



CQFP80W

(See end of Datasheet for Ordering Information)

Rev. 2.7

July 2001 1/74

	Table of Contents	Documer Page
<b>ST62</b>	2T40B/E40B	_
1 GFN	ERAL DESCRIPTION	5
_	INTRODUCTION	_
	PIN DESCRIPTIONS	
1.3		
1.0	1.3.1 Introduction	
	1.3.2 Program Space	
	1.3.3 Data Space	
	1.3.4 Stack Space	
	1.3.5 Data Window Register (DWR)	
	1.3.6 Data RAM/EEPROM Bank Register (DRBR)	
1 1	1.3.7 EEPROM Description	
1.4	1.4.1 Option Byte	
	1.4.2 Program Memory	
	1.4.3 EEPROM Data Memory	
	1.4.4 EPROM Erasing	
2 CEN	TRAL PROCESSING UNIT	16
2.1	INTRODUCTION	16
2.2	CPU REGISTERS	16
	CKS, RESET, INTERRUPTS AND POWER SAVING MODES	
3.1	CLOCK SYSTEM	18
	3.1.1 Main Oscillator	
	3.1.2 32 KHz STAND-BY OSCILLATOR	
3.2	RESETS	
	3.2.1 RESET Input	
	3.2.3 Watchdog Reset	
	3.2.4 Application Notes	
	3.2.5 MCU Initialization Sequence	
3.3	DIGITAL WATCHDOG	23
	3.3.1 Digital Watchdog Register (DWDR)	
	3.3.2 Application Notes	
3.4	INTERRUPTS	
	3.4.1 Interrupt request	
	3.4.2 Interrupt Procedure	
	3.4.4 Interrupt sources	
3.5	POWER SAVING MODES	
	3.5.1 WAIT Mode	
	3.5.2 STOP Mode	31
	3.5.3 Exit from WAIT and STOP Modes	
	CHIP PERIPHERALS	
4.1	I/O PORTS	
	4.1.1 Operating Modes	
	4.1.2 Safe I/O State Switching Sequence	აა

		lable of Contents	Documen Page
		4.1.3 LCD alternate functions (combiports)	
		4.1.4 SPI alternate functions	37
		4.1.5 I/O Port Option Registers	
		4.1.6 I/O Port Data Direction Registers	
	12	4.1.7 I/O Port Data Registers	
	4.2	4.2.1 TIMER 1 Operating Modes	
		4.2.2 TIMER 2 Operating Mode	
		4.2.3 Timer Interrupt	
		4.2.4 Application Notes	
		4.2.5 TIMER 1 Registers	
		4.2.6 TIMER 2 Registers	
	4.3	A/D CONVERTER (ADC)	
	4.4	4.3.1 Application Notes	
		SERIAL PERIPHERAL INTERFACE (SPI)	
	4.5	LCD CONTROLLER-DRIVER	
		<ul><li>4.5.1 Multiplexing ratio and frame frequency setting</li></ul>	49
		4.5.2 Segment and common plates unving	
		4.5.4 Stand by or STOP operation mode	
		4.5.5 LCD Mode Control Register (LCDCR)	
	4.6	POWERSUPPLY SUPERVISOR DEVICE (PSS)	52
		4.6.1 PSS Operating Mode Description	
_		4.6.2 PSS Register	
5 \$		TWARE	
		ST6 ARCHITECTURE	
		ADDRESSING MODES	
		INSTRUCTION SET	
6 I		CTRICAL CHARACTERISTICS	
	-	ABSOLUTE MAXIMUM RATINGS	_
		RECOMMENDED OPERATING CONDITIONS	
		DC ELECTRICAL CHARACTERISTICS	
		AC ELECTRICAL CHARACTERISTICS	
		A/D CONVERTER CHARACTERISTICS	-
		TIMER CHARACTERISTICS	
		SPI CHARACTERISTICS	
	6.8	LCD ELECTRICAL CHARACTERISTICS	65
	6.9	PSS ELECTRICAL CHARACTERISTICS (WHEN AVAILABLE)	65
7 (		ERAL INFORMATION	
		PACKAGE MECHANICAL DATA	
	7.2	PACKAGE THERMAL CHARACTERISTIC	67
	7.3	ORDERING INFORMATION	67

Table of Contents	Document Page
ST6240B	J
1 GENERAL DESCRIPTION	70
1.1 INTRODUCTION	70
1.2 ROM READOUT PROTECTION	70
1.3 ORDERING INFORMATION	71
1.3.1 Transfer of Customer Code	71
1.3.2 Listing Generation and Verification	
2 SUMMARY OF CHANGES	73

## 1 GENERAL DESCRIPTION


## 1.1 INTRODUCTION

The ST62T40B and ST62E40B devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which are targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a

common core is surrounded by a number of onchip peripherals.

The ST62E40B is the erasable EPROM version of the ST62T40B device, which may be used to emulate the ST62T40B device, as well as the respective ST6240B ROM devices.

Figure 1. Block Diagram




## **INTRODUCTION** (Cont'd)

OTP and EPROM devices are functionally identical. The ROM based versions offer the same functionality selecting as ROM options the options defined in the programmable option byte of the OTP/EPROM versions.OTP devices offer all the advantages of user programmability at low cost, which make them the ideal choice in a wide range of applications where frequent code changes, multiple code versions or last minute programmability are required.

These compact low-cost devices feature two Timers comprising an 8-bit counter and a 7-bit programmable prescaler, EEPROM data capability, a serial synchronous port interface (SPI), an 8-bit A/D Converter with 12 analog inputs, a Digital Watchdog timer, and a complete LCD controller driver, making them well suited for a wide range of automotive, appliance and industrial applications.

Table 1. ST6240 Pin Description

<b>-</b>	<u> </u>	l .	<b>-</b>	·
Pin	Pin		Pin	Pin
number	name	,	number	name
1	S43		25	RESET
2	S44		26	OSCout
3	S45		27	OSCin
4	S46		28	WDON
5	S47		29	NMI
6	S48		30	TIMER
7	COM4		31	PB7/ Sout *
8	COM3		32	PB6/ Sin*
9	COM2		33	PB5/ SCL *
10	COM1		34	PB4 *
11	VLCD1/3		35	PB3/ Ain
12	VLCD2/3		36	PB2/ Ain
13	VLCD		37	PB1/ Ain
14	PA7/ Ain		38	PB0/ Ain
15	PA6/ Ain		39	OSC32out
16	PA5/ Ain		40	OSC32in
17	PA4/ Ain			
18	TEST			
19	PA3/ Ain			
20	PA2/ Ain			
21	PA1/ Ain			
22	PA0/ Ain			
23	VDD			
24	VSS			







Figure 2. 80 Pin QFP Package



\*Note: 20mA Sink

## 1.2 PIN DESCRIPTIONS

 $\mathbf{V_{DD}}$  and  $\mathbf{V_{SS}}.$  Power is supplied to the MCU via these two pins.  $\mathbf{V_{DD}}$  is the power connection and  $\mathbf{V_{SS}}$  is the ground connection.

**OSCin and OSCout.** These pins are internally connected to the on-chip oscillator circuit. A quartz crystal, a ceramic resonator or an external clock signal can be connected between these two pins. The OSCin pin is the input pin, the OSCout pin is the output pin.

**RESET**. The active-low RESET pin is used to restart the microcontroller.

**TEST/V<sub>PP</sub>.** The TEST must be held at  $V_{SS}$  for normal operation (an internal pull-down resistor selects normal operating mode if TEST pin is not connected). If TEST pin is connected to a +12.5V level during the reset phase, the EPROM/OTP programming Mode is entered.

**NMI.** The NMI pin provides the capability for asynchronous interruption, by applying an external non maskable interrupt to the MCU. Schmitt trigger characteristics. The user can select as option the availability of an on-chip pull-up at this pin.

**PA0-PA7.** These 8 lines are organised as one I/O port (A). Each line may be configured under software control as input with or without internal pull-up resistors, input with interrupt generation and pull-up resistor, open-drain or push-pull output, or as analog inputs for the A/D converter.

PB0...PB7. These 8 lines are organised as one I/O port (B). Each line may be configured under software control as inputs with or without internal pull-up resistors, input with interrupt generation and pull-up resistor, open-drain or push-pull outputs, analog inputs for the A/D converter. PB0..PB3 can be used as analog inputs for the A/D converter, while PB7/Sout, PB6/Sin and PB5/Scl can be used respectively as data out, data in and Clock pins for the on-chip SPI. In addition, PB4..PB7 can sink 20mA for direct LED or TRIAC drive.

**PC0-PC7**. These 8 lines are organised as one I/O port (C). Each line may be configured under software control as input with or without internal pull-up resistor, input with interrupt generation and pull-up resistor, open-drain or push-pull output, or as LCD segment output S33..S40.

**TIMER**. This is the TIMER 1 I/O pin. In input mode, it is connected to the prescaler and acts as external timer clock or as control gate for the internal timer clock. In output mode, the TIMER pin outputs the data bit when a time-out occurs. The user can select as option the availability of an on-chip pullup at this pin.

**COM1-COM4**. These four pins are the LCD peripheral common outputs. They are the outputs of the on-chip backplane voltage generator which is used for multiplexing the 45 LCD lines allowing up to 180 segments to be driven.

**S4-S48**. These pins are the 45 LCD peripheral segment outputs. S33..S40 are alternate functions of the Port C I/O pins. (Combiports feature)

**VLCD**. Display voltage supply. It determines the high voltage level on COM1-COM4 and S4-S48 pins.

**VLCD1/3, VLCD2/3.** Display supply voltage inputs for determining the display voltage levels on COM1-COM4 and S4-S48 pins during multiplex operation.

**PSS**. This is the Power Supply Supervisor sensing pin. When the voltage applied to this pin is falling below a software programmed value the highest priority (NMI) interrupt can be generated. This pin has to be connected to the voltage to be supervised.

**OSC32in** and **OSC32out**. These pins are internally connected with the on-chip 32kHz oscillator circuit. A 32.768kHz quartz crystal can be connected between these two pins if it is necessary to provide the LCD stand-by clock and real time interrupt. OSC32in is the input pin, OSC32out is the output pin.

WDON. This pin is an alternate and external source of controlling the watchdog activation, independently of the options set into the MCU by the user. A low level selects the hardware activated watchdog, while a high level selects the software activated watchdog for low consumption modes. This pin overcomes the option byte content. However if WDON pin state is different from option byte content, extra consumption must be expected.

## 1.3 MEMORY MAP

#### 1.3.1 Introduction

The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs.

Briefly, Program space contains user program code in Program memory and user vectors; Data space contains user data in RAM and in Program memory, and Stack space accommodates six levels of stack for subroutine and interrupt service routine nesting.

#### 1.3.2 Program Space

Program Space comprises the instructions to be executed, the data required for immediate addressing mode instructions, the reserved factory test area and the user vectors. Program Space is addressed via the 12-bit Program Counter register (PC register).

Program Space is organised in four 2K pages. Three of them are addressed in the 000h-7FFh locations of the Program Space by the Program Counter and by writing the appropriate code in the Program ROM Page Register (PRPR register). A

common (STATIC) 2K page is available all the time for interrupt vectors and common subroutines, independently of the PRPR register content. This "STATIC" page is directly addressed in the 0800h-0FFFh by the MSB of the Program Counter register PC 11. Note this page can also be addressed in the 000-7FFh range. It is two different ways of addressing the same physical memory.

Jump from a dynamic page to another dynamic page is achieved by jumping back to the static page, changing contents of PRPR and then jumping to the new dynamic page.

Figure 3. 8Kbytes Program Space Addressing




Figure 4. Memory Addressing Diagram




Table 2. ST62E40B/T40B Program Memory Map

ROM Page	Device Address	Description
Page 0	0000h-007Fh 0080h-07FFh	Reserved User ROM
Page 1 "STATIC"	0800h-0F9Fh 0FA0h-0FEFh 0FF0h-0FF7h 0FF8h-0FFBh 0FFCh-0FFDh 0FFEh-0FFFh	User ROM Reserved Interrupt Vectors Reserved NMI Vector Reset Vector
Page 2	0000h-000Fh 0010h-07FFh	Reserved User ROM
Page 3	0000h-000Fh 0010h-07FFh	Reserved User ROM

**Note**: OTP/EPROM devices can be programmed with the development tools available from STMicroelectronics (ST62E4X-EPB or ST6240-KIT).

## 1.3.2.1 Program ROM Page Register (PRPR)

The PRPR register can be addressed like a RAM location in the Data Space at the address CAh; nevertheless it is a write only register that cannot be accessed with single-bit operations. This register is used to select the 2-Kbyte ROM bank of the Program Space that will be addressed. The number of the page has to be loaded in the PRPR register. Refer to the Program Space description for additional information concerning the use of this register. The PRPR register is not modified when an interrupt or a subroutine occurs.

Care is required when handling the PRPR register as it is write only. For this reason, it is not allowed to change the PRPR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. This operation may be necessary if common routines and interrupt service routines take more than 2K bytes; in this case it could be necessary to divide the interrupt service routine into a (minor) part in the static page (start and end) and to a second (major) part in one of the dynamic pages. If it is impossible to avoid the writing of this register in interrupt service routines, an image of this register must be saved in a RAM location, and each time the program writes to the PRPR it must write also to the image register. The image register must be written before PRPR, so if an interrupt occurs between the two instructions the PRPR is not affected

## **Program ROM Page Register (PRPR)**

Address: CAh — Write Only



Bits 7-2= Not used.

Bits 1-0 = **PRPR1-PRPR0**: *Program ROM Select.* These two bits select the corresponding page to be addressed in the lower part of the 4K program address space as specified in Table 3.

**Caution:** This register is undefined on Reset. Neither read nor single bit instructions may be used to address this register.

Table 3. 8Kbytes Program ROM Page Register Coding

PRPR1	PRPR0	PC bit 11	Memory Page
Х	Х	1	Static Page (Page 1)
0	0	0	Page 0
0	1	0	Page 1 (Static Page)
1	0	0	Page 2
1	1	0	Page 3

## 1.3.2.2 Program Memory Protection

The Program Memory in OTP or EPROM devices can be protected against external readout of memory by selecting the READOUT PROTECTION option in the option byte.

In the EPROM parts, READOUT PROTECTION option can be disactivated only by U.V. erasure that also results into the whole EPROM context erasure

**Note:** Once the Readout Protection is activated, it is no longer possible, even for STMicroelectronics, to gain access to the Program memory contents. Returned parts with a protection set can therefore not be accepted.

#### 1.3.3 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and look-up tables in Program memory.

#### 1.3.3.1 Data ROM

All read-only data is physically stored in program memory, which also accommodates the Program Space. The program memory consequently contains the program code to be executed, as well as the constants and look-up tables required by the application.

The Data Space locations in which the different constants and look-up tables are addressed by the processor core may be thought of as a 64-byte window through which it is possible to access the read-only data stored in Program memory.

## 1.3.3.2 Data RAM/EEPROM

In ST62T40B and ST62E40B devices, the data space includes 60 bytes of RAM, the accumulator (A), the indirect registers (X), (Y), the short direct registers (V), (W), the I/O port registers, the peripheral data and control registers, the interrupt option register and the Data ROM Window Register (DRW register).

Additional RAM and EEPROM pages can also be addressed using banks of 64 bytes located between addresses 00h and 3Fh.

## 1.3.4 Stack Space

Stack space consists of six 12-bit registers which are used to stack subroutine and interrupt return addresses, as well as the current program counter contents

Table 4. Additional RAM/EEPROM Banks.

Device	RAM	EEPROM
ST62T40B/E40B	2 x 64 bytes	2 x 64 bytes

Table 5. ST62T40B/E40B Data Memory Space

DATA and EEDDOM	000h
DATA and EEPROM	03Fh
DATA ROM WINDOW AREA	040h
	07Fh
X REGISTER	080h
Y REGISTER	081h
V REGISTER	082h
W REGISTER	083h
DATA RAM	084h 0BFh
PORT A DATA REGISTER	0C0h
PORT B DATA REGISTER	0C1h
SPI INTERRUPT DISABLE REGISTER	0C2h
PORT C DATA REGISTER	0C3h
PORT A DIRECTION REGISTER	0C4h
PORT B DIRECTION REGISTER	0C5h
PORT C DIRECTION REGISTER	0C6h
RESERVED	0C7h
INTERRUPT OPTION REGISTER	0C8h*
DATA ROM WINDOW REGISTER	0C9h*
ROM BANK SELECT REGISTER	0CAh*
RAM/EEPROM BANK SELECT REGISTER	0CBh*
PORT A OPTION REGISTER	0CCh
RESERVED	0CDh
PORT B OPTION REGISTER	0CEh
PORT C OPTION REGISTER	0CFh
A/D DATA REGISTER	0D0h
A/D CONTROL REGISTER	0D1h
TIMER 1 PRESCALER REGISTER	0D111
TIMER 1 COUNTER REGISTER	0D3h
TIMER 1 STATUS/CONTROL REGISTER	0D3h
TIMER 2 PRESCALER REGISTER	0D411
TIMER 2 COUNTER REGISTER	0D3h
TIMER 2 STATUS/CONTROL REGISTER	0D011
WATCHDOG REGISTER	0D711
RESERVED	0D011
PSS STATUS/CONTROL REGISTER	0D9H
32kHz OSCILLATOR CONTROL REGISTER	0DAII
LCD MODE CONTROL REGISTER	0DBII
SPI DATA REGISTER	0DDh
RESERVED	0DDh
EEPROM CONTROL REGISTER	0DEII
EEPROW CONTROL REGISTER	0E0h
LCD RAM	0E0⊓ 0F7h
	0F8h
DATA RAM	0FEh
ACCUMULATOR	OFFh
* WDITE ONLY DECICTED	•

<sup>\*</sup> WRITE ONLY REGISTER


## 1.3.5 Data Window Register (DWR)

The Data Read-Only Memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, between address 0000h and 1FFFh (top memory address depends on the specific device). All the program memory can therefore be used to store either instructions or read-only data. Indeed, the window can be moved in steps of 64 bytes along the program memory by writing the appropriate code in the Data Window Register (DWR).

The DWR can be addressed like any RAM location in the Data Space, it is however a write-only register and therefore cannot be accessed using singlebit operations. This register is used to position the 64-byte read-only data window (from address 40h to address 7Fh of the Data space) in program memory in 64-byte steps. The effective address of the byte to be read as data in program memory is obtained by concatenating the 6 least significant bits of the register address given in the instruction (as least significant bits) and the content of the DWR register (as most significant bits), as illustrated in Figure 5 below. For instance, when addressing location 0040h of the Data Space, with 0 loaded in the DWR register, the physical location addressed in program memory is 00h. The DWR register is not cleared on reset, therefore it must be written to prior to the first access to the Data readonly memory window area.

## **Data Window Register (DWR)**

Address: 0C9h — Write Only




Bits 6, 7 = Not used.

Bit 5-0 = **DWR5-DWR0**: Data read-only memory Window Register Bits. These are the Data read-only memory Window bits that correspond to the upper bits of the data read-only memory space.

**Caution:** This register is undefined on reset. Neither read nor single bit instructions may be used to address this register.

**Note:** Care is required when handling the DWR register as it is write only. For this reason, the DWR contents should not be changed while executing an interrupt service routine, as the service routine cannot save and then restore the register's previous contents. If it is impossible to avoid writing to the DWR during the interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to the DWR, it must also write to the image register. The image register must be written first so that, if an interrupt occurs between the two instructions, the DWR is not affected.

Figure 5. Data read-only memory Window Memory Addressing



<u> 577</u>

# 1.3.6 Data RAM/EEPROM Bank Register (DRBR)

Address: CBh — Write only

 7							0
-	ı	-	DRBR4	DRBR3	1	DRBR1	DRBR0

Bit 7-5 = These bits are not used

Bit 4 - **DRBR4**. This bit, when set, selects RAM Page 2.

Bit 3 - **DRBR3**. This bit, when set, selects RAM Page 1.

Bit2. These bits are not used.

Bit 1 - **DRBR1**. This bit, when set, selects EEPROM Page 1.

Bit 0 - **DRBR0**. This bit, when set, selects EEPROM Page 0.

The selection of the bank is made by programming the Data RAM Bank Switch register (DRBR register) located at address CBh of the Data Space according to Table 1. No more than one bank should be set at a time.

The DRBR register can be addressed like a RAM Data Space at the address CBh; nevertheless it is a write only register that cannot be accessed with single-bit operations. This register is used to select the desired 64-byte RAM/EEPROM bank of the Data Space. The number of banks has to be loaded in the DRBR register and the instruction has to point to the selected location as if it was in bank 0 (from 00h address to 3Fh address).

This register is not cleared during the MCU initialization, therefore it must be written before the first access to the Data Space bank region. Refer to the Data Space description for additional information. The DRBR register is not modified when an interrupt or a subroutine occurs.

#### Notes:

Care is required when handling the DRBR register as it is write only. For this reason, it is not allowed to change the DRBR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. If it is impossible to avoid the writing of this register in interrupt service routine, an image of this register must be saved in a RAM location, and each time the program writes to DRBR it must write also to the image register. The image register must be written first, so if an interrupt occurs between the two instructions the DRBR is not affected.

In DRBR Register, only 1 bit must be set. Otherwise two or more pages are enabled in parallel, producing errors.

Table 6. Data RAM Bank Register Set-up

DRBR	ST62T40B/E40B
00h	None
01h	EEPROM Page 0
02h	EEPROM Page 1
08h	RAM Page 1
10h	RAM Page 2
other	Reserved

#### 1.3.7 EEPROM Description

EEPROM memory is located in 64-byte pages in data space. This memory may be used by the user program for non-volatile data storage.

Data space from 00h to 3Fh is paged as described in Table 7. EEPROM locations are accessed directly by addressing these paged sections of data space.

The EEPROM does not require dedicated instructions for read or write access. Once selected via the Data RAM Bank Register, the active EEPROM page is controlled by the EEPROM Control Register (EECTL), which is described below.

Bit E20FF of the EECTL register must be reset prior to any write or read access to the EEPROM. If no bank has been selected, or if E2OFF is set, any access is meaningless.

Programming must be enabled by setting the E2ENA bit of the EECTL register.

The E2BUSY bit of the EECTL register is set when the EEPROM is performing a programming cycle. Any access to the EEPROM when E2BUSY is set is meaningless.

Provided E2OFF and E2BUSY are reset, an EEP-ROM location is read just like any other data location, also in terms of access time.

Writing to the EEPROM may be carried out in two modes: Byte Mode (BMODE) and Parallel Mode

(PMODE). In BMODE, one byte is accessed at a time, while in PMODE up to 8 bytes in the same row are programmed simultaneously (with consequent speed and power consumption advantages, the latter being particularly important in battery powered circuits).

#### **General Notes:**

Data should be written directly to the intended address in EEPROM space. There is no buffer memory between data RAM and the EEPROM space.

When the EEPROM is busy (E2BUSY = "1") EECTL cannot be accessed in write mode, it is only possible to read the status of E2BUSY. This implies that as long as the EEPROM is busy, it is not possible to change the status of the EEPROM Control Register. EECTL bits 4 and 5 are reserved and must never be set.

Care is required when dealing with the EECTL register, as some bits are write only. For this reason, the EECTL contents must not be altered while executing an interrupt service routine.

If it is impossible to avoid writing to this register within an interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to EECTL it must also write to the image register. The image register must be written to first so that, if an interrupt occurs between the two instructions, the EECTL will not be affected.

Table 7. Row Arrangement for Parallel Writing of EEPROM Locations

D. 4	0	4	0	0	4	-	•	-	Banks 0 and
Byte	0	1	2	3	4	5	6	7	001.051
ROW7									38h-3Fh
ROW6									30h-37h
ROW5									28h-2Fh
ROW4									20h-27h
ROW3									18h-1Fh
ROW2									10h-17h
ROW1									08h-0Fh
ROW0									00h-07h

#### Additional Notes on Parallel Mode:

If the user wishes to perform parallel programming, the first step should be to set the E2PAR2 bit. From this time on, the EEPROM will be addressed in write mode, the ROW address will be latched and it will be possible to change it only at the end of the programming cycle, or by resetting E2PAR2 without programming the EEPROM. After the ROW address is latched, the MCU can only "see" the selected EEPROM row and any attempt to write or read other rows will produce errors.

The EEPROM should not be read while E2PAR2 is set.

As soon as the E2PAR2 bit is set, the 8 volatile ROW latches are cleared. From this moment on, the user can load data in all or in part of the ROW. Setting E2PAR1 will modify the EEPROM registers corresponding to the ROW latches accessed after E2PAR2. For example, if the software sets E2PAR2 and accesses the EEPROM by writing to addresses 18h, 1Ah and 1Bh, and then sets E2PAR1, these three registers will be modified simultaneously; the remaining bytes in the row will be unaffected.

Note that E2PAR2 is internally reset at the end of the programming cycle. This implies that the user must set the E2PAR2 bit between two parallel programming cycles. Note that if the user tries to set E2PAR1 while E2PAR2 is not set, there will be no programming cycle and the E2PAR1 bit will be unaffected. Consequently, the E2PAR1 bit cannot be set if E2ENA is low. The E2PAR1 bit can be set by the user, only if the E2ENA and E2PAR2 bits are also set.

## **EEPROM Control Register (EECTL)**

Address: DFh — Read/Write

Reset status: 00h

7 0 D7 E2OFF D5 D4 E2PAR1 E2PAR2 E2BUSY E2ENA

Bit 7 = **D7**: *Unused*.

Bit 6 = **E20FF**: Stand-by Enable Bit. WRITE ONLY. If this bit is set the EEPROM is disabled (any access will be meaningless) and the power consumption of the EEPROM is reduced to its lowest value.

Bit 5-4 = **D5-D4**: *Reserved*. MUST be kept reset.

Bit 3 = **E2PAR1**: Parallel Start Bit. WRITE ONLY. Once in Parallel Mode, as soon as the user software sets the E2PAR1 bit, parallel writing of the 8 adjacent registers will start. This bit is internally reset at the end of the programming procedure. Note that less than 8 bytes can be written if required, the undefined bytes being unaffected by the parallel programming cycle; this is explained in greater detail in the Additional Notes on Parallel Mode overleaf.

Bit 2 = **E2PAR2**: Parallel Mode En. Bit. WRITE ONLY. This bit must be set by the user program in order to perform parallel programming. If E2PAR2 is set and the parallel start bit (E2PAR1) is reset, up to 8 adjacent bytes can be written simultaneously. These 8 adjacent bytes are considered as a row, whose address lines A7, A6, A5, A4, A3 are fixed while A2, A1 and A0 are the changing bits, as illustrated in Table 7. E2PAR2 is automatically reset at the end of any parallel programming procedure. It can be reset by the user software before starting the programming procedure, thus leaving the EEPROM registers unchanged.

Bit 1 = **E2BUSY**: *EEPROM Busy Bit*. READ ON-LY. This bit is automatically set by the EEPROM control logic when the EEPROM is in programming mode. The user program should test it before any EEPROM read or write operation; any attempt to access the EEPROM while the busy bit is set will be aborted and the writing procedure in progress will be completed.

Bit 0 = **E2ENA**: *EEPROM Enable Bit.* WRITE ON-LY. This bit enables programming of the EEPROM cells. It must be set before any write to the EEP-ROM register. Any attempt to write to the EEP-ROM when E2ENA is low is meaningless and will not trigger a write cycle.

**Caution:** This register is undefined on reset. Neither read nor single bit instructions may be used to address this register.

## 1.4 PROGRAMMING MODES

#### 1.4.1 Option Byte

The Option Byte allows configuration capability to the MCUs. Option byte's content is automatically read, and the selected options enabled, when the chip reset is activated.

It can only be accessed during the programming mode. This access is made either automatically (copy from a master device) or by selecting the OPTION BYTE PROGRAMMING mode of the programmer.

The option byte is located in a non-user map. No address has to be specified.

## **EPROM Code Option Byte**

7			_				0
-	NMI PULL	PRO- TECT	1	WDACT	TIM PULL	1	-

Bit 7. Reserved.

Bit 6 = **NMI PULL.**. This bit must be set high to remove the NMI pin pull up resistor. When it is low, a pull up is provided.

Bit 5 = **PROTECT**. This bit allows the protection of the software contents against piracy. When the bit PROTECT is set high, readout of the OTP contents is prevented by hardware. No programming equipment is able to gain access to the user program. When this bit is low, the user program can be read.

Bit 4. Reserved.

Bit 3 = **WDACT**. This bit controls the watchdog activation. When it is high, hardware activation is selected. The software activation is selected when WDACT is low.

Bit 2 = **TIM PULL.** This bit must be set high to configure the TIM pin with a pull up resistor when it is low, no pull up is provided.

Bit 1-0 = Reserved.

The Option byte is written during programming either by using the PC menu (PC driven Mode) or automatically (stand-alone mode)

#### 1.4.2 Program Memory

EPROM/OTP programming mode is set by a +12.5V voltage applied to the TEST/V<sub>PP</sub> pin. The programming flow of the ST62T40B/E40B is described in the User Manual of the EPROM Programming Board.

The MCUs can be programmed with the ST62E4xB EPROM programming tools available from STMicroelectronics.

#### 1.4.3 EEPROM Data Memory

EEPROM data pages are supplied in the virgin state FFh. Partial or total programming of EEP-ROM data memory can be performed either through the application software, or through an external programmer. Any STMicroelectronics tool used for the program memory (OTP/EPROM) can also be used to program the EEPROM data memory.

## 1.4.4 EPROM Erasing

The EPROM of the windowed package of the MCUs may be erased by exposure to Ultra Violet light. The erasure characteristic of the MCUs is such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately 4000Å. It should be noted that sunlights and some types of fluorescent lamps have wavelengths in the range 3000-4000Å.

It is thus recommended that the window of the MCUs packages be covered by an opaque label to prevent unintentional erasure problems when testing the application in such an environment.

The recommended erasure procedure of the MCUs EPROM is the exposure to short wave ultraviolet light which have a wave-length 2537A. The integrated dose (i.e. U.V. intensity x exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000µW/cm² power rating. The ST62E40B should be placed within 2.5cm (1Inch) of the lamp tubes during erasure.

## **2 CENTRAL PROCESSING UNIT**

## 2.1 INTRODUCTION

The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought of as an independent central processor communicating with on-chip I/O, Memory and Peripherals via internal address, data, and control buses. In-core communication is arranged as shown in Figure 6; the controller being externally linked to both the Reset and Oscillator circuits, while the core is linked to the dedicated on-chip peripherals via the serial data bus and indirectly, for interrupt purposes, through the control registers.

## 2.2 CPU REGISTERS

The ST6 Family CPU core features six registers and three pairs of flags available to the programmer. These are described in the following paragraphs.


**Accumulator (A)**. The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator can be addressed in Data space as a RAM location at address FFh. Thus the ST6 can manipulate the accumulator just like any other register in Data space.

Indirect Registers (X, Y). These two indirect registers are used as pointers to memory locations in Data space. They are used in the register-indirect addressing mode. These registers can be addressed in the data space as RAM locations at addresses 80h (X) and 81h (Y). They can also be accessed with the direct, short direct, or bit direct addressing modes. Accordingly, the ST6 instruction set can use the indirect registers as any other register of the data space.

Short Direct Registers (V, W). These two registers are used to save a byte in short direct addressing mode. They can be addressed in Data space as RAM locations at addresses 82h (V) and 83h (W). They can also be accessed using the direct and bit direct addressing modes. Thus, the ST6 instruction set can use the short direct registers as any other register of the data space.

Program Counter (PC). The program counter is a 12-bit register which contains the address of the next ROM location to be processed by the core. This ROM location may be an opcode, an operand, or the address of an operand. The 12-bit length allows the direct addressing of 4096 bytes in Program space.

Figure 6. ST6 Core Block Diagram



## **CPU REGISTERS** (Cont'd)

However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program Bank Switch register.

The PC value is incremented after reading the address of the current instruction. To execute relative jumps, the PC and the offset are shifted through the ALU, where they are added; the result is then shifted back into the PC. The program counter can be changed in the following ways:

- JP (Jump) instructionPC=Jump address
- CALL instructionPC= Call address
- Relative Branch Instruction.PC= PC +/- offset

Interrupt PC=Interrupt vectorReset PC= Reset vector

- RET & RETI instructionsPC= Pop (stack)
- Normal instructionPC= PC + 1

Flags (C, Z). The ST6 CPU includes three pairs of flags (Carry and Zero), each pair being associated with one of the three normal modes of operation: Normal mode, Interrupt mode and Non Maskable Interrupt mode. Each pair consists of a CARRY flag and a ZERO flag. One pair (CN, ZN) is used during Normal operation, another pair is used during Interrupt mode (CI, ZI), and a third pair is used in the Non Maskable Interrupt mode (CNMI, ZN-MI).

The ST6 CPU uses the pair of flags associated with the current mode: as soon as an interrupt (or a Non Maskable Interrupt) is generated, the ST6 CPU uses the Interrupt flags (resp. the NMI flags) instead of the Normal flags. When the RETI instruction is executed, the previously used set of flags is restored. It should be noted that each flag set can only be addressed in its own context (Non Maskable Interrupt, Normal Interrupt or Main routine). The flags are not cleared during context switching and thus retain their status.

The Carry flag is set when a carry or a borrow occurs during arithmetic operations; otherwise it is cleared. The Carry flag is also set to the value of the bit tested in a bit test instruction; it also participates in the rotate left instruction.


The Zero flag is set if the result of the last arithmetic or logical operation was equal to zero; otherwise it is cleared.

Switching between the three sets of flags is performed automatically when an NMI, an interrupt or a RETI instructions occurs. As the NMI mode is

automatically selected after the reset of the MCU, the ST6 core uses at first the NMI flags.

Stack. The ST6 CPU includes a true LIFO hardware stack which eliminates the need for a stack pointer. The stack consists of six separate 12-bit RAM locations that do not belong to the data space RAM area. When a subroutine call (or interrupt request) occurs, the contents of each level are shifted into the next higher level, while the content of the PC is shifted into the first level (the original contents of the sixth stack level are lost). When a subroutine or interrupt return occurs (RET or RETI instructions), the first level register is shifted back into the PC and the value of each level is popped back into the previous level. Since the accumulator, in common with all other data space registers, is not stored in this stack, management of these registers should be performed within the subroutine. The stack will remain in its "deepest" position if more than 6 nested calls or interrupts are executed, and consequently the last return address will be lost. It will also remain in its highest position if the stack is empty and a RET or RETI is executed. In this case the next instruction will be executed.

Figure 7. ST6 CPU Programming Mode



## 3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES

#### 3.1 CLOCK SYSTEM

## 3.1.1 Main Oscillator

The MCU features a Main Oscillator which can be driven by an external clock, or used in conjunction with an AT-cut parallel resonant crystal or a suitable ceramic resonator.

Figure 8 illustrates various possible oscillator configurations using an external crystal or ceramic resonator, an external clock input.  $C_{L1}$  an  $C_{L2}$  should have a capacitance in the range 12 to 22 pF for an oscillator frequency in the 4-8 MHz range.

The internal MCU clock Frequency ( $F_{INT}$ ) is divided by 13 to drive the CPU core and by 12 to drive the A/D converter and the watchdog timer, while clock used to drive on-chip peripherals depends on the peripheral as shown in the clock circuit block diagram.

With an 8 MHz oscillator frequency, the fastest machine cycle is therefore 1.625µs.

A machine cycle is the smallest unit of time needed to execute any operation (for instance, to increment the Program Counter). An instruction may require two, four, or five machine cycles for execution.

Figure 8. Oscillator Configurations





Figure 9. Clock Circuit Block Diagram



## **CLOCK SYSTEM** (Cont'd)

#### 3.1.2 32 KHz STAND-BY OSCILLATOR

An additional 32KHz stand-by on chip oscillator allows to generate real time interrupts and to supply the clock to the LCD driver with the main oscillator stopped. This enables the MCU to perform real time functions with the LCD display running while keeping advantages of low power consumption. Figure 10 shows the 32KHz oscillator block diagram.

A 32.768KHz quartz crystal must be connected to the OSC32in and OSC32out pins to perform the real time clock operation. Two external capacitors of 15-22pF each must be connected between the oscillator pins and ground. The 32KHz oscillator is managed by the dedicated status/control register 32OCR.

As long as the 32KHz stand-by oscillator is enabled, 32KHz internal clock is available to drive LCD controller driver. This clock is divide by 2<sup>14</sup> to generate interrupt request every 500ms. The periodic interrupt request serves as reference time-base for real time functions.

**Note**: When the 32KHz stand-by oscillator is stopped (bit 5 of the Status/Control register cleared) the divider chain is supplied with a clock signal synchronous with machine cycle ( $f_{\rm INT}/13$ ), this produces an interrupt request every 13x2<sup>14</sup> clock cycle (i.e. 26.624ms) with an 8MHz quartz crystal.

## 32KHz Oscillator Register (32OCR)

Address: DBh - Read/Write

7	_	_	_	_		_	0
EOSCI	OSCEOC	S/S	D4	D3	D2	D1	D0

Bit 7 = **EOSCI**. *Enable Oscillator Interrupt*. This bit, when set, enables the 32KHz oscillator interrupt request.

Bit 6 = **OSCEOC**. Oscillator Interrupt Flag. This bit indicates when the 32KHz oscillator has measured a 500ms elapsed time (providing a 32.768KHzquartz crystal is connected to the 32KHz oscillator dedicated pins). An interrupt request can be generated in relation to the state of EOSCI bit. This bit must be cleared by the user program before leaving the interrupt service routine.


Bit 5 = **START/STOP**. Oscillator Start/Stop bit. This bit, when set, enables the 32KHz stand-by oscillator and the free running divider chain is supplied by the 32KHz oscillator signal. When this bit is cleared to zero the divider chain is supplied with  $f_{\rm INT}/13$ .

This register is cleared during reset.

## Note:

To achieve minimum power consumption in STOP mode (no system clock), the stand-by oscillator must be switched off (real time function not available) by clearing the Start/Stop bit in the oscillator status/control register.

Figure 10. 32KHz Oscillator Block Diagram



## 3.2 RESETS

The MCU can be reset in three ways:

- by the external Reset input being pulled low;
- by Power-on Reset;
- by the digital Watchdog peripheral timing out.

## 3.2.1 RESET Input

The RESET pin may be connected to a device of the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or STOP mode. This input can be used to reset the MCU internal state and ensure a correct start-up procedure. The pin is active low and features a Schmitt trigger input. The internal Reset signal is generated by adding a delay to the external signal. Therefore even short pulses on the RESET pin are acceptable, provided V<sub>DD</sub> has completed its rising phase and that the oscillator is running correctly (normal RUN or WAIT modes). The MCU is kept in the Reset state as long as the RESET pin is held low.

If RESET activation occurs in the RUN or WAIT modes, processing of the user program is stopped (RUN mode only), the Inputs and Outputs are configured as inputs with pull-up resistors and the main Oscillator is restarted. When the level on the RESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.

If RESET pin activation occurs in the STOP mode, the oscillator starts up and all Inputs and Outputs are configured as inputs with pull-up resistors. When the level of the RESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.

## 3.2.2 Power-on Reset

The function of the POR circuit consists in waking up the MCU at an appropriate stage during the power-on sequence. At the beginning of this sequence, the MCU is configured in the Reset state: all I/O ports are configured as inputs with pull-up resistors and no instruction is executed. When the power supply voltage rises to a sufficient level, the oscillator starts to operate, whereupon an internal delay is initiated, in order to allow the oscillator to fully stabilize before executing the first instruction. The initialization sequence is executed immediately following the internal delay.


The internal delay is generated by an on-chip counter. The internal reset line is released 2048 internal clock cycles after release of the external reset.

#### Notes:

To ensure correct start-up, the user should take care that the reset signal is not released before the  $V_{DD}$  level is sufficient to allow MCU operation at the chosen frequency (see Recommended Operating Conditions).

A proper reset signal for a slow rising  $V_{DD}$  supply can generally be provided by an external RC network connected to the RESET pin.

Figure 11. Reset and Interrupt Processing



## RESETS (Cont'd)

## 3.2.3 Watchdog Reset

The MCU provides a Watchdog timer function in order to ensure graceful recovery from software upsets. If the Watchdog register is not refreshed before an end-of-count condition is reached, the internal reset will be activated. This, amongst other things, resets the watchdog counter.

The MCU restarts just <u>as though</u> the Reset had been generated by the RESET pin, including the built-in stabilisation delay period.

## 3.2.4 Application Notes

No external resistor is required between  $V_{DD}$  and the Reset pin, thanks to the built-in pull-up device.

The POR circuit operates dynamically, in that it triggers MCU initialization on detecting the rising edge of  $V_{DD}$ . The typical threshold is in the region of 2 volts, but the actual value of the detected threshold depends on the way in which  $V_{DD}$  rises.

The POR circuit is NOT designed to supervise static, or slowly rising or falling  $V_{DD}$ .

## 3.2.5 MCU Initialization Sequence

When a reset occurs the stack is reset, the PC is loaded with the address of the Reset Vector (located in program ROM starting at address 0FFEh). A jump to the beginning of the user program must be coded at this address. Following a Reset, the Interrupt flag is automatically set, so that the CPU is in Non Maskable Interrupt mode; this prevents the

initialisation routine from being interrupted. The initialisation routine should therefore be terminated by a RETI instruction, in order to revert to normal mode and enable interrupts. If no pending interrupt is present at the end of the initialisation routine, the MCU will continue by processing the instruction immediately following the RETI instruction. If, however, a pending interrupt is present, it will be serviced.

Figure 12. Reset and Interrupt Processing





Figure 13. Reset Block Diagram



# RESETS (Cont'd)

**Table 8. Register Reset Status** 

Register	Address(es)	Status	Comment
EEPROM Control Register	0DFh		EEPROM enabled
Port Data Registers	0C0h, 0C2h, 0C3h		
Port A,B Direction Register	0C4h to 0C5h		I/O are Input with pull-up
Port A,B Option Register	0CCh, 0CEh		
Interrupt Option Register	0C8h	00h	Interrupt disabled
SPI Registers	0C2h to 0DDh		SPI disabled
LCD Mode Control Register	0DCh		LCD display off
32kHz Oscillator Register	0DBh		Interrupt disabled
Port C Direction Register	0C6h	FFh	LCD Output
Port C Option Register	0CFh	FFII	LCD Output
X, Y, V, W, Register	080H TO 083H		
Accumulator	0FFh		
Data RAM	084h to 0BFh		
Data RAM Page REgister	0CBh	Undefined	As written if programmed
Data ROM Window Register	0C9h		
EEPROM	00h to 03Fh		
A/D Result Register	0D0h		
TIMER 1 Status/Control	0D4h	00h	
TIMER 1 Counter Register	0D3h	FFh	TIMER 1 disabled/Max count loaded
TIMER 1 Prescaler Register	0D2h	7Fh	
TIMER 2 Status/Control	0D7h	00h	
TIMER 2 Counter Register	0D5h	FFh	TIMER 2 disabled/Max count loaded
TIMER 2 Prescaler Register	0D6h	7Fh	
Watchdog Counter Register	0D8h	FEh	
A/D Control Register	0D1h	40h	A/D in Standby

## 3.3 DIGITAL WATCHDOG

The digital Watchdog consists of a reloadable downcounter timer which can be used to provide controlled recovery from software upsets.

The Watchdog circuit generates a Reset when the downcounter reaches zero. User software can prevent this reset by reloading the counter, and should therefore be written so that the counter is regularly reloaded while the user program runs correctly. In the event of a software mishap (usually caused by externally generated interference), the user program will no longer behave in its usual fashion and the timer register will thus not be reloaded periodically. Consequently the timer will decrement down to 00h and reset the MCU. In order to maximise the effectiveness of the Watchdog function, user software must be written with this concept in mind.

Watchdog behaviour is governed by one option, known as "WATCHDOG ACTIVATION" (i.e. HARDWARE or SOFTWARE) (See Table 9).

In the SOFTWARE option, the Watchdog is disabled until bit C of the DWDR register has been set. When the Watchdog is disabled, low power Stop mode is available. Once activated, the Watchdog cannot be disabled, except by resetting the MCU.

In the HARDWARE option, the Watchdog is permanently enabled. Since the oscillator will run continuously, low power mode is not available. The STOP instruction is interpreted as a WAIT instruction, and the Watchdog continues to countdown.

When the MCU exits STOP mode (i.e. when an interrupt is generated), the Watchdog resumes its activity.

**Table 9. Recommended Option Choices** 

Functions Required	Recommended Options
Stop Mode	"SOFTWARE WATCHDOG"
Watchdog	"HARDWARE WATCHDOG"

<u> 577</u>


## **DIGITAL WATCHDOG** (Cont'd)

The Watchdog is associated with a Data space register (Digital WatchDog Register, DWDR, location 0D8h) which is described in greater detail in Section 3.3.1 Digital Watchdog Register (DWDR). This register is set to 0FEh on Reset: bit C is cleared to "0", which disables the Watchdog; the timer downcounter bits, T0 to T5, and the SR bit are all set to "1", thus selecting the longest Watchdog timer period. This time period can be set to the user's requirements by setting the appropriate value for bits T0 to T5 in the DWDR register. The SR bit must be set to "1", since it is this bit which generates the Reset signal when it changes to "0"; clearing this bit would generate an immediate Reset

It should be noted that the order of the bits in the DWDR register is inverted with respect to the associated bits in the down counter: bit 7 of the DWDR register corresponds, in fact, to T0 and bit 2 to T5. The user should bear in mind the fact that these bits are inverted and shifted with respect to the physical counter bits when writing to this register. The relationship between the DWDR register bits and the physical implementation of the Watchdog timer downcounter is illustrated in Figure 14.

Only the 6 most significant bits may be used to define the time period, since it is bit 6 which triggers the Reset when it changes to "0". This offers the user a choice of 64 timed periods ranging from 3,072 to 196,608 clock cycles (with an oscillator frequency of 8MHz, this is equivalent to timer periods ranging from 384 µs to 24.576 ms).

Figure 14. Watchdog Counter Control



## **DIGITAL WATCHDOG** (Cont'd)

## 3.3.1 Digital Watchdog Register (DWDR)

Address: 0D8h — Read/Write Reset status: 1111 1110b

7							0
T0	T1	T2	Т3	T4	T5	SR	С

Bit 0 = C: Watchdog Control bit

If the hardware option is selected, this bit is forced high and the user cannot change it (the Watchdog is always active). When the software option is selected, the Watchdog function is activated by setting bit C to 1, and cannot then be disabled (save by resetting the MCU).

When C is kept low the counter can be used as a 7-bit timer.

This bit is cleared to "0" on Reset.

Bit 1 = SR: Software Reset bit

This bit triggers a Reset when cleared.

When C = "0" (Watchdog disabled) it is the MSB of the 7-bit timer.

This bit is set to "1" on Reset.

Bits 2-7 = T5-T0: Downcounter bits

It should be noted that the register bits are reversed and shifted with respect to the physical counter: bit-7 (T0) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB.

These bits are set to "1" on Reset.

## 3.3.2 Application Notes

The Watchdog plays an important supporting role in the high noise immunity of ST62xx devices, and should be used wherever possible. Watchdog related options should be selected on the basis of a trade-off between application security and STOP mode availability.

When STOP mode is not required, hardware activation should be preferred, as it provides maximum security, especially during power-on.

When software activation is selected and the Watchdog is not activated, the downcounter may be used as a simple 7-bit timer (remember that the bits are in reverse order).

The software activation option should be chosen only when the Watchdog counter is to be used as a timer. To ensure the Watchdog has not been unexpectedly activated, the following instructions should be executed within the first 27 instructions:

## **DIGITAL WATCHDOG** (Cont'd)


These instructions test the C bit and Reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog.

In all modes, a minimum of 28 instructions are executed after activation, before the Watchdog can generate a Reset. Consequently, user software

should load the watchdog counter within the first 27 instructions following Watchdog activation (software mode), or within the first 27 instructions executed following a Reset (hardware activation).

It should be noted that when the GEN bit is low (interrupts disabled), the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

Figure 15. Digital Watchdog Block Diagram



#### 3.4 INTERRUPTS

The CPU can manage four Maskable Interrupt sources, in addition to a Non Maskable Interrupt source (top priority interrupt). Each source is associated with a specific Interrupt Vector which contains a Jump instruction to the associated interrupt service routine. These vectors are located in Program space (see Table 10).

When an interrupt source generates an interrupt request, and interrupt processing is enabled, the PC register is loaded with the address of the interrupt vector (i.e. of the Jump instruction), which then causes a Jump to the relevant interrupt service routine, thus servicing the interrupt.

Interrupt sources are linked to events either on external pins, or on chip peripherals. Several events can be ORed on the same interrupt source, and relevant flags are available to determine which event triggered the interrupt.

The Non Maskable Interrupt request has the highest priority and can interrupt any interrupt routine at any time; the other four interrupts cannot interrupt each other. If more than one interrupt request is pending, these are processed by the processor core according to their priority level: source #1 has the higher priority while source #4 the lower. The priority of each interrupt source is fixed.

**Table 10. Interrupt Vector Map** 

Interrupt Source	Priority	Vector Address
Interrupt source #0	1	(FFCh-FFDh)
Interrupt source #1	2	(FF6h-FF7h)
Interrupt source #2	3	(FF4h-FF5h)
Interrupt source #3	4	(FF2h-FF3h)
Interrupt source #4	5	(FF0h-FF1h)

## 3.4.1 Interrupt request

All interrupt sources but the Non Maskable Interrupt source can be disabled by setting accordingly the GEN bit of the Interrupt Option Register (IOR). This GEN bit also defines if an interrupt source, including the Non Maskable Interrupt source, can restart the MCU from STOP/WAIT modes.

Interrupt request from the Non Maskable Interrupt source #0 is latched by a flip flop which is automat-

ically reset by the core at the beginning of the non-maskable interrupt service routine.

Interrupt request from source #1 can be configured either as edge or level sensitive by setting accordingly the LES bit of the Interrupt Option Register (IOR).

Interrupt request from source #2 are always edge sensitive. The edge polarity can be configured by setting accordingly the ESB bit of the Interrupt Option Register (IOR).

Interrupt request from sources #3 & #4 are level sensitive.

In edge sensitive mode, a latch is set when a edge occurs on the interrupt source line and is cleared when the associated interrupt routine is started. So, the occurrence of an interrupt can be stored, until completion of the running interrupt routine before being processed. If several interrupt requests occurs before completion of the running interrupt routine, only the first request is stored.

Storage of interrupt requests is not available in level sensitive mode. To be taken into account, the low level must be present on the interrupt pin when the MCU samples the line after instruction execution.

At the end of every instruction, the MCU tests the interrupt lines: if there is an interrupt request the next instruction is not executed and the appropriate interrupt service routine is executed instead.

**Table 11. Interrupt Option Register Description** 

GEN	SET	Enable all interrupts
OLIN	CLEARED	Disable all interrupts
ESB	SET	Rising edge mode on inter- rupt source #2
LOD	CLEARED	Falling edge mode on inter- rupt source #2
LES	SET	Level-sensitive mode on interrupt source #1
	CLEARED	Falling edge mode on inter- rupt source #1
OTHERS	NOT USED	

## **INTERRUPTS** (Cont'd)

## 3.4.2 Interrupt Procedure

The interrupt procedure is very similar to a call procedure, indeed the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. There are separate sets of processor flags for normal, interrupt and non-maskable interrupt modes, which are automatically switched and so do not need to be saved.

The following list summarizes the interrupt procedure:

#### MCU

- The interrupt is detected.
- The C and Z flags are replaced by the interrupt flags (or by the NMI flags).
- The PC contents are stored in the first level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The first internal latch is cleared.
- -The associated interrupt vector is loaded in the PC.

WARNING: In some circumstances, when a maskable interrupt occurs while the ST6 core is in NORMAL mode and especially during the execution of an "Idi IOR, 00h" instruction (disabling all maskable interrupts): if the interrupt arrives during the first 3 cycles of the "Idi" instruction (which is a 4-cycle instruction) the core will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair CI and ZI.

#### User


- User selected registers are saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt is found by polling the interrupt flags (if more than one source is associated with the same vector).
- The interrupt is serviced.
- Return from interrupt (RETI)

#### MCU

 Automatically the MCU switches back to the normal flag set (or the interrupt flag set) and pops the previous PC value from the stack.

The interrupt routine usually begins by the identifying the device which generated the interrupt request (by polling). The user should save the registers which are used within the interrupt routine in a software stack. After the RETI instruction is executed, the MCU returns to the main routine.

Figure 16. Interrupt Processing Flow Chart




## INTERRUPTS (Cont'd)

## 3.4.3 Interrupt Option Register (IOR)

The Interrupt Option Register (IOR) is used to enable/disable the individual interrupt sources and to select the operating mode of the external interrupt inputs. This register is write-only and cannot be accessed by single-bit operations.

Address: 0C8h — Write Only

Reset status: 00h



Bit 7, Bits 3-0 = Unused.

Bit 6 = **LES**: Level/Edge Selection bit.

When this bit is set to one, the interrupt source #1 is level sensitive. When cleared to zero the edge sensitive mode for interrupt request is selected.

Bit 5 = **ESB**: Edge Selection bit.

The bit ESB selects the polarity of the interrupt source #2.

Bit 4 = **GEN**: *Global Enable Interrupt*. When this bit is set to one, all interrupts are enabled. When this bit is cleared to zero all the interrupts (excluding NMI) are disabled.

When the GEN bit is low, the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

This register is cleared on reset.

## 3.4.4 Interrupt sources


Interrupt sources available on the ST62E40B/T40B are summarized in the Table 12 with associated mask bit to enable/disable the interrupt request.

Table 12. Interrupt Requests and Mask Bits

Peripheral	Register	Address Register	Mask bit	Masked Interrupt Source	Interrupt source
GENERAL	IOR	C8h	GEN	All Interrupts, excluding NMI	All
TIMER 1 TIMER 2	TSCR1 TSCR2	D4h D7h	ETI	TMZ: TIMER Overflow	source 3
A/D CONVERTER	ADCR	D1h	EAI	EOC: End of Conversion	source 4
SPI	SPI	C2h	ALL	End of Transmission	source 1
Port PAn	ORPA-DRPA	C0h-C4h	ORPAn-DRPAn	PAn pin	source 2
Port PBn	ORPB-DRPB	C1h-C5h	ORPBn-DRPBn	PBn pin	source 2
Port PCn	ORPC-DRPC	C6h-CFh	ORPCn-DRPCn	PCn pin	source 2
PSS	PSSCR	DAh	PEI	PIF:	source 0
32kHz OSC	320CR	DBh	EOSCI	OSCEOC	source 3

## **INTERRUPTS** (Cont'd)

Figure 17. Interrupt Block Diagram



## 3.5 POWER SAVING MODES

The WAIT and STOP modes have been implemented in the ST62xx family of MCUs in order to reduce the product's electrical consumption during idle periods. These two power saving modes are described in the following paragraphs.

#### 3.5.1 WAIT Mode

The MCU goes into WAIT mode as soon as the WAIT instruction is executed. The microcontroller can be considered as being in a "software frozen" state where the core stops processing the program instructions, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage. In this mode the peripherals are still active

WAIT mode can be used when the user wants to reduce the MCU power consumption during idle periods, while not losing track of time or the capability of monitoring external events. The active oscillator is not stopped in order to provide a clock signal to the peripherals. Timer counting may be enabled as well as the Timer interrupt, before entering the WAIT mode: this allows the WAIT mode to be exited when a Timer interrupt occurs. The same applies to other peripherals which use the clock signal.

If the WAIT mode is exited due to a Reset (either by activating the external pin or generated by the Watchdog), the MCU enters a normal reset procedure. If an interrupt is generated during WAIT mode, the MCU's behaviour depends on the state of the processor core prior to the WAIT instruction, but also on the kind of interrupt request which is generated. This is described in the following paragraphs. The processor core does not generate a delay following the occurrence of the interrupt, because the oscillator clock is still available and no stabilisation period is necessary.

#### 3.5.2 STOP Mode

If the Watchdog is disabled, STOP mode is available. When in STOP mode, the MCU is placed in the lowest power consumption mode. In this operating mode, the microcontroller can be considered as being "frozen", no instruction is executed, the oscillator is stopped, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage, and the ST62xx core waits for the occurrence of an external interrupt request or a Reset to exit the STOP state.

If the STOP state is exited due to a Reset (by activating the external pin) the MCU will enter a normal reset procedure. Behaviour in response to interrupts depends on the state of the processor core prior to issuing the STOP instruction, and also on the kind of interrupt request that is generated.

This case will be described in the following paragraphs. The processor core generates a delay after occurrence of the interrupt request, in order to wait for complete stabilisation of the oscillator, before executing the first instruction.

## POWER SAVING MODE (Cont'd)

#### 3.5.3 Exit from WAIT and STOP Modes

The following paragraphs describe how the MCU exits from WAIT and STOP modes, when an interrupt occurs (not a Reset). It should be noted that the restart sequence depends on the original state of the MCU (normal, interrupt or non-maskable interrupt mode) prior to entering WAIT or STOP mode, as well as on the interrupt type.

Interrupts do not affect the oscillator selection.

#### 3.5.3.1 Normal Mode

If the MCU was in the main routine when the WAIT or STOP instruction was executed, exit from Stop or Wait mode will occur as soon as an interrupt occurs; the related interrupt routine is executed and, on completion, the instruction which follows the STOP or WAIT instruction is then executed, providing no other interrupts are pending.

#### 3.5.3.2 Non Maskable Interrupt Mode

If the STOP or WAIT instruction has been executed during execution of the non-maskable interrupt routine, the MCU exits from the Stop or Wait mode as soon as an interrupt occurs: the instruction which follows the STOP or WAIT instruction is executed, and the MCU remains in non-maskable interrupt mode, even if another interrupt has been generated.

## 3.5.3.3 Normal Interrupt Mode

If the MCU was in interrupt mode before the STOP or WAIT instruction was executed, it exits from STOP or WAIT mode as soon as an interrupt occurs. Nevertheless, two cases must be considered:

 If the interrupt is a normal one, the interrupt routine in which the WAIT or STOP mode was entered will be completed, starting with the execution of the instruction which follows the STOP or the WAIT instruction, and the MCU is still in the interrupt mode. At the end of this routine pending interrupts will be serviced in accordance with their priority.

In the event of a non-maskable interrupt, the non-maskable interrupt service routine is processed first, then the routine in which the WAIT or STOP mode was entered will be completed by executing the instruction following the STOP or WAIT instruction. The MCU remains in normal interrupt mode.

#### Notes:

To achieve the lowest power consumption during RUN or WAIT modes, the user program must take care of:

- configuring unused I/Os as inputs without pull-up (these should be externally tied to well defined logic levels);
- placing all peripherals in their power down modes before entering STOP mode;

When the hardware activated Watchdog is selected, or when the software Watchdog is enabled, the STOP instruction is disabled and a WAIT instruction will be executed in its place.

If all interrupt sources are disabled (GEN low), the MCU can only be restarted by a Reset. Although setting GEN low does not mask the NMI as an interrupt, it will stop it generating a wake-up signal.

The WAIT and STOP instructions are not executed if an enabled interrupt request is pending.

## **4 ON-CHIP PERIPHERALS**

#### **4.1 I/O PORTS**

The MCU features Input/Output lines which may be individually programmed as any of the following input or output configurations:

- Input without pull-up or interrupt
- Input with pull-up and interrupt
- Input with pull-up, but without interrupt
- Analog input
- Push-pull output
- Open drain output

The lines are organised as bytewise Ports.

Each port is associated with 3 registers in Data space. Each bit of these registers is associated with a particular line (for instance, bits 0 of Port A Data, Direction and Option registers are associated with the PA0 line of Port A).

The DATA registers (DRx), are used to read the voltage level values of the lines which have been configured as inputs, or to write the logic value of the signal to be output on the lines configured as outputs. The port data registers can be read to get the effective logic levels of the pins, but they can

be also written by user software, in conjunction with the related option registers, to select the different input mode options.


Single-bit operations on I/O registers are possible but care is necessary because reading in input mode is done from I/O pins while writing will directly affect the Port data register causing an undesired change of the input configuration.

The Data Direction registers (DDRx) allow the data direction (input or output) of each pin to be set.

The Option registers (ORx) are used to select the different port options available both in input and in output mode.

All I/O registers can be read or written to just as any other RAM location in Data space, so no extra RAM cells are needed for port data storage and manipulation. During MCU initialization, all I/O registers are cleared and the input mode with pull-ups and no interrupt generation is selected for all the pins, thus avoiding pin conflicts.

Figure 18. I/O Port Block Diagram



<u> 577</u>

## I/O PORTS (Cont'd)

## 4.1.1 Operating Modes

Each pin may be individually programmed as input or output with various configurations.

This is achieved by writing the relevant bit in the Data (DR), Data Direction (DDR) and Option registers (OR). Table 13 illustrates the various port configurations which can be selected by user software.

## 4.1.1.1 Input Options

Pull-up, High Impedance Option. All input lines can be individually programmed with or without an internal pull-up by programming the OR and DR registers accordingly. If the pull-up option is not selected, the input pin will be in the high-impedance state.

## 4.1.1.2 Interrupt Options

All input lines can be individually connected by software to the interrupt system by programming the OR and DR registers accordingly. The interrupt trigger modes (falling edge, rising edge and low level) can be configured by software as described in the Interrupt Chapter for each port.

## 4.1.1.3 Analog Input Options

Some pins can be configured as analog inputs by programming the OR and DR registers accordingly. These analog inputs are connected to the onchip 8-bit Analog to Digital Converter. *ONLY ONE* pin should be programmed as an analog input at any time, since by selecting more than one input simultaneously their pins will be effectively shorted.

Table 13. I/O Port Option Selection

DDR	OR	DR	Mode	Option
0	0	0	Input	With pull-up, no interrupt
0	0	1	Input	No pull-up, no interrupt
0	1	0	Input	With pull-up and with interrupt
0	1	1	Input	Analog input (when available)
1	0	Х	Output	Open-drain output (20mA sink when available)
1	1	Х	Output	Push-pull output (20mA sink when available)

**Note:** X = Don't care

## I/O PORTS (Cont'd)

## 4.1.2 Safe I/O State Switching Sequence

Switching the I/O ports from one state to another should be done in a sequence which ensures that no unwanted side effects can occur. The recommended safe transitions are illustrated in Figure 19. All other transitions are potentially risky and should be avoided when changing the I/O operating mode, as it is most likely that undesirable side-effects will be experienced, such as spurious interrupt generation or two pins shorted together by the analog multiplexer.

Single bit instructions (SET, RES, INC and DEC) should be used with great caution on Ports Data registers, since these instructions make an implicit read and write back of the entire register. In port input mode, however, the data register reads from the input pins directly, and not from the data register latches. Since data register information in input mode is used to set the characteristics of the input pin (interrupt, pull-up, analog input), these may be unintentionally reprogrammed depending on the state of the input pins. As a general rule, it is better to limit the use of single bit instructions on data registers to when the whole (8-bit) port is in output mode. In the case of inputs or of mixed inputs and

outputs, it is advisable to keep a copy of the data register in RAM. Single bit instructions may then be used on the RAM copy, after which the whole copy register can be written to the port data register:


SET bit, datacopy LD a, datacopy LD DRA, a

**Warning:** Care must also be taken to not use instructions that act on a whole port register (INC, DEC, or read operations) when all 8 bits are not available on the device. Unavailable bits must be masked by software (AND instruction).

The WAIT and STOP instructions allow the ST62xx to be used in situations where low power consumption is needed. The lowest power consumption is achieved by configuring I/Os in input mode with well-defined logic levels.

The user must take care not to switch outputs with heavy loads during the conversion of one of the analog inputs in order to avoid any disturbance to the conversion.

Figure 19. Diagram showing Safe I/O State Transitions



Note \*. xxx = DDR, OR, DR Bits respectively

<u> 577</u>

# I/O PORTS (Cont'd)

Table 14. I/O Port configuration for the ST62T40B/E40B

MODE	AVAILABLE ON(1)	SCHEMATIC
Input	PA0-PA7 PB0-PB7 PC0-PC7	Data in Interrupt
Input with pull up (Reset state except for PC0-PC7)	PA0-PA7 PB0-PB7 PC0-PC7	Data in Interrupt
Input with pull up with interrupt	PA0-PA7 PB0-PB7 PC0-PC7	Data in Interrupt
Analog Input	PA0-PA7 PB0-PB3	ADC
Open drain output 5mA  Open drain output 20mA	PA0-PA7 PB0-PB7 PC0-PC7 (1mA) PB4-PB7	Data out
Push-pull output 5mA	PA0-PA7 PB0-PB7 PC0-PC7 (1mA)	Data out
Push-pull output 20mA	PB4-PB7	

Note 1. Provided the correct configuration has been selected.

### I/O PORTS (Cont'd)

#### 4.1.3 LCD alternate functions (combiports)

PC0 to PC7 can also be individually defined as 8 LCD segment output by setting DDRC, ORC and DRC registers as shown in Table 15.

On the contrary with other I/O lines, the reset state is the LCD output mode. These 8 segment lines are recognised as S33..S40 by the embedded LCD controller drive.

### 4.1.4 SPI alternate functions

PB6/Sin and PB5/Scl pins must be configured as input through the DDR and OR registers to be used data in and data clock (Slave mode) for the SPI. All input modes are available and I/O's can be read independantly of the SPI at any time.


PB7/Sout must be configured in open drain output mode to be used as data out for the SPI. In output mode, the value present on the pin is the port data register content only if PB7 is defined as push pull output, while serial transmission is possible only in open drain mode.

**Table 15. PC0-PC7 Combiport Option Selection** 

DDR	OR	DR	Mode	Option	
0	0	0	Input	With pull-up, no interrupt	
0	0	1	Input	No pull-up, no interrupt	
0	1	0	Input	With pull-up and with interrupt	
0	1	1	Input	LCD segment (Reset state)	
1	0	Х	Output	Open-drain output	
1	1	Х	Output	Push-pull output	

Note: X = Don't care

Figure 20. Peripheral Interface Configuration of SPI



<u> 577</u>

### I/O PORTS (Cont'd)

# 4.1.5 I/O Port Option Registers ORA/B/C (CCh PA, CEh PB, CFh PC) Read/Write



Bit 7-0 = Px7 - Px0: Port A, B, C Option Register

### 4.1.6 I/O Port Data Direction Registers DDRA/B/C (C4h PA, C5h PB, C6h PC) Read/Write

7	_	_	_	_	_	_	0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0

Bit 7-0 = Px7 - Px0: Port A, B, C Data Direction Registers bits.

# 4.1.7 I/O Port Data Registers DRA/B/C (C0h PA, C1h PB, C3h PC) Read/Write

7							0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0

Bit 7-0 = Px7 - Px0: Port A, B, C Data Registers bits.

#### 4.2 TIMER 1 & 2

The MCU features two on-chip Timer peripheral named TIMER 1 & TIMER 2. Each of these timers consist of an 8-bit counter with a 7-bit programmable prescaler, giving a maximum count of 2<sup>15</sup>.

Figure 22 and Figure 23 show the Timer Block Diagrams. An external TIMER pin is available to the user on the TIMER 1 allowing external control of the counting clock or signal generation.


The content of the 8-bit counter can be read/written in the Timer/Counter register, TCR, while the state of the 7-bit prescaler can be read in the PSC register. The control logic device is managed in the TSCR register as described in the following paragraphs.

The 8-bit counter is decremented by the output (rising edge) coming from the 7-bit prescaler and can be loaded and read under program control. When it decrements to zero then the TMZ (Timer Zero) bit in the TSCR is set to "1". If the ETI (Enable Timer Interrupt) bit in the TSCR is also set to "1", an interrupt request is generated as described in the Interrupt Chapter. The Timer interrupt can be used to exit the MCU from WAIT mode.

The prescaler input can be either the internal frequency f<sub>INT</sub> divided by 12 (TIMER 1 & 2) or an external clock applied to the TIMER pin (TIMER 1). The prescaler decrements on the rising edge. Depending on the division factor programmed by PS2, PS1 and PS0 bits in the TSCR. The clock input of the timer/counter register is multiplexed to different sources. For division factor 1, the clock input of the prescaler is also that of timer/counter; for factor 2, bit 0 of the prescaler register is connected to the clock input of TCR. This bit changes its state at half the frequency of the prescaler input clock. For factor 4, bit 1 of the PSC is connected to the clock input of TCR, and so forth. The prescaler initialize bit, PSI, in the TSCR register must be set to "1" to allow the prescaler (and hence the counter) to start. If it is cleared to "0", all the prescaler bits are set to "1" and the counter is inhibited from counting. The prescaler can be loaded with any value between 0 and 7Fh, if bit PSI is set to "1". The prescaler tap is selected by means of the PS2/PS1/PS0 bits in the control register.

Figure 21 illustrates the Timer's working principle.

Figure 21. Timer Working Principle



57

Figure 22. TIMER 1 Block Diagram





Figure 23. TIMER 2 Block Diagram



### TIMER 1& 2 (Cont'd)

#### 4.2.1 TIMER 1 Operating Modes

There are three operating modes, which are selected by the TOUT and DOUT bits (see TSCR register). These three modes correspond to the two clocks which can be connected to the 7-bit prescaler ( $f_{\rm INT}$  ÷ 12 or TIMER pin signal), and to the output mode.

#### 4.2.1.1 Gated Mode

(TOUT = "0", DOUT = "1")

In this mode the prescaler is decremented by the Timer clock input ( $f_{INT} \div 12$ ), but ONLY when the signal on the TIMER pin is held high (allowing pulse width measurement). This mode is selected by clearing the TOUT bit in the TSCR register to "0" (i.e. as input) and setting the DOUT bit to "1".

#### 4.2.1.2 Event Counter Mode

(TOUT = "0", DOUT = "0")

In this mode, the TIMER pin is an input and the prescaler is decremented on the rising edge.

#### 4.2.1.3 Output Mode

(TOUT = "1", DOUT = data out)

The TIMER pin is connected to the DOUT latch, hence the Timer prescaler is clocked by the prescaler clock input ( $f_{INT} \div 12$ ).

The user can select the desired prescaler division ratio through the PS2, PS1, PS0 bits. When the TCR count reaches 0, it sets the TMZ bit in the TSCR. The TMZ bit can be tested under program control to perform a timer function whenever it goes high. The low-to-high TMZ bit transition is used to latch the DOUT bit of the TSCR and transfer it to the TIMER pin. This operating mode allows external signal generation on the TIMER pin.

**Table 16. Timer Operating Modes** 

TOUT	DOUT	Timer Pin	Timer Function
0	0	Input	Event Counter
0	1	Input	Gated Input
1	0	Output	Output "0"
1	1	Output	Output "1"

#### 4.2.2 TIMER 2 Operating Mode

The Timer prescaler is clocked by the prescaler clock input ( $f_{INT} \div 12$ ).

The user can select the desired prescaler division ratio through the PS2, PS1, PS0 bits. When the TCR count reaches 0, it sets the TMZ bit in the TSCR. The TMZ bit can be tested under program control to perform a timer function whenever it goes high.

### 4.2.3 Timer Interrupt

When one of the counter registers decrements to zero with the associated ETI (Enable Timer Interrupt) bit set to one, an interrupt request is generated as described in Interrupt Chapter. When the counter decrements to zero, the associated TMZ bit in the TSCR register is set to one.

#### 4.2.4 Application Notes

The user can select the presence of an on-chip pull-up on the TIMER pin as option.

TMZ is set when the counter reaches zero; however, it may also be set by writing 00h in the TCR register or by setting bit 7 of the TSCR register. The TMZ bit must be cleared by user software when servicing the timer interrupt to avoid undesired interrupts when leaving the interrupt service routine. After reset, the 8-bit counter register is loaded with 0FFh, while the 7-bit prescaler is loaded with 07Fh, and the TSCR register is cleared. This means that the Timer is stopped (PSI="0") and the timer interrupt is disabled.

A write to the TCR register will predominate over the 8-bit counter decrement to 00h function, i.e. if a write and a TCR register decrement to 00h occur simultaneously, the write will take precedence, and the TMZ bit is not set until the 8-bit counter reaches 00h again. The values of the TCR and the PSC registers can be read accurately at any time.

### TIMER 1& 2 (Cont'd)

#### 4.2.5 TIMER 1 Registers

### **Timer Status Control Register (TSCR)**

Address: 0D4h — Read/Write

7							0
TMZ	ETI	TOUT	DOUT	PSI	PS2	PS1	PS0

Bit 7 = TMZ: Timer Zero bit

A low-to-high transition indicates that the timer count register has decrement to zero. This bit must be cleared by user software before starting a new count.

Bit 6 = ETI: Enable Timer Interrup

When set, enables the timer interrupt request. If ETI=0 the timer interrupt is disabled. If ETI=1 and TMZ=1 an interrupt request is generated.

Bit 5 = **TOUT**: *Timer Output Control*.

When low, this bit select the input mode for the TIMER pin. when high the output mode is selected

Bit 4 = **DOUT**: Data Ouput

Data sent to the timer output when TMZ is set high (output mode only). Input mode selection (input mode only)

Bit 3 = **PSI**: Prescaler Initialize Bit

Used to initialize the prescaler and inhibit its counting. When PSI="0" the prescaler is set to 7Fh and the counter is inhibited. When PSI="1" the prescaler is enabled to count downwards. As long as PSI="0" both counter and prescaler are not running.


Bit 2, 1, 0 = **PS2**, **PS1**, **PS0**: *Prescaler Mux. Select*. These bits select the division ratio of the prescaler register.

**Table 17. Prescaler Division Factors** 

PS2	PS1	PS0	Divided by
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64 128
1	1	1	128

### **Timer Counter Register (TCR)**


Address: 0D3h — Read/Write



Bit 7-0 = **D7-D0**: *Counter Bits.* 

#### **Prescaler Register PSC**

Address: 0D2h — Read/Write



Bit 7 = D7: Always read as "0". Bit 6-0 = D6-D0: Prescaler Bits.

### TIMER 1& 2 (Cont'd)

### 4.2.6 TIMER 2 Registers

### **Timer Status Control Register (TSCR)**

Address: 0D7h — Read/Write

7							0
TMZ	ETI	D5	D4	PSI	PS2	PS1	PS0

Bit 7 = TMZ: Timer Zero bit

A low-to-high transition indicates that the timer count register has decrement to zero. This bit must be cleared by user software before starting a new count.

#### Bit 6 = ETI: Enable Timer Interrup

When set, enables the timer interrupt request. If ETI=0 the timer interrupt is disabled. If ETI=1 and TMZ=1 an interrupt request is generated.

Bit 5 = **D5**: Reserved

Must be set to "1".

Bit 4 =**D4** 

Do not care.

Bit 3 = PSI: Prescaler Initialize Bit

Used to initialize the prescaler and inhibit its counting. When PSI="0" the prescaler is set to 7Fh and the counter is inhibited. When PSI="1" the prescaler is enabled to count downwards. As long as PSI="0" both counter and prescaler are not running.

Bit 2, 1, 0 = PS2, PS1, PS0: Prescaler Mux. Select. These bits select the division ratio of the prescaler register.

PS2	PS1	PS0	Divided by
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	32 64 128
1	1	1	128

### **Timer Counter Register (TCR)**


Address: 0D6h — Read/Write

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bit 7-0 = **D7-D0**: Counter Bits.

### **Prescaler Register PSC**

Address: 0D5h — Read/Write



Bit 7 = D7: Always read as "0". Bit 6-0 = D6-D0: Prescaler Bits.

### 4.3 A/D CONVERTER (ADC)

The A/D converter peripheral is an 8-bit analog to digital converter with analog inputs as alternate I/O functions (the number of which is device dependent), offering 8-bit resolution with a typical conversion time of 70us (at an oscillator clock frequency of 8MHz).

The ADC converts the input voltage by a process of successive approximations, using a clock frequency derived from the oscillator with a division factor of twelve. With an oscillator clock frequency less than 1.2MHz, conversion accuracy is decreased.

Selection of the input pin is done by configuring the related I/O line as an analog input via the Option and Data registers (refer to I/O ports description for additional information). Only one I/O line must be configured as an analog input at any time. The user must avoid any situation in which more than one I/O pin is selected as an analog input simultaneously, to avoid device malfunction.

The ADC uses two registers in the data space: the ADC data conversion register, ADR, which stores the conversion result, and the ADC control register, ADCR, used to program the ADC functions.

A conversion is started by writing a "1" to the Start bit (STA) in the ADC control register. This automatically clears (resets to "0") the End Of Conversion Bit (EOC). When a conversion is complete, the EOC bit is automatically set to "1", in order to flag that conversion is complete and that the data in the ADC data conversion register is valid. Each conversion has to be separately initiated by writing to the STA bit.

The STA bit is continuously scanned so that, if the user sets it to "1" while a previous conversion is in progress, a new conversion is started before completing the previous one. The start bit (STA) is a write only bit, any attempt to read it will show a logical "0".

The A/D converter features a maskable interrupt associated with the end of conversion. This interrupt is associated with interrupt vector #4 and occurs when the EOC bit is set (i.e. when a conversion is completed). The interrupt is masked using the EAI (interrupt mask) bit in the control register.


The power consumption of the device can be reduced by turning off the ADC peripheral. This is done by setting the PDS bit in the ADC control register to "0". If PDS="1", the A/D is powered and enabled for conversion. This bit must be set at least one instruction before the beginning of the conver-

44/74

sion to allow stabilisation of the A/D converter. This action is also needed before entering WAIT mode, since the A/D comparator is not automatically disabled in WAIT mode.

During Reset, any conversion in progress is stopped, the control register is reset to 40h and the ADC interrupt is masked (EAI=0).

Figure 24. ADC Block Diagram



#### 4.3.1 Application Notes

The A/D converter does not feature a sample and hold circuit. The analog voltage to be measured should therefore be stable during the entire conversion cycle. Voltage variation should not exceed ±1/2 LSB for the optimum conversion accuracy. A low pass filter may be used at the analog input pins to reduce input voltage variation during conversion.

When selected as an analog channel, the input pin is internally connected to a capacitor  $C_{ad}$  of typically 12pF. For maximum accuracy, this capacitor must be fully charged at the beginning of conversion. In the worst case, conversion starts one instruction (6.5  $\mu$ s) after the channel has been selected. In worst case conditions, the impedance, ASI, of the analog voltage source is calculated using the following formula:

$$6.5\mu s = 9 \times C_{ad} \times ASI$$

(capacitor charged to over 99.9%), i.e. 30  $k\Omega$  including a 50% guardband. ASI can be higher if  $C_{ad}$  has been charged for a longer period by adding instructions before the start of conversion (adding more than 26 CPU cycles is pointless).

#### A/D CONVERTER (Cont'd)

Since the ADC is on the same chip as the microprocessor, the user should not switch heavily loaded output signals during conversion, if high precision is required. Such switching will affect the supply voltages used as analog references.

The accuracy of the conversion depends on the quality of the power supplies ( $V_{DD}$  and  $V_{SS}$ ). The user must take special care to ensure a well regulated reference voltage is present on the  $V_{DD}$  and  $V_{SS}$  pins (power supply voltage variations must be less than 5V/ms). This implies, in particular, that a suitable decoupling capacitor is used at the  $V_{DD}$  pin.

The converter resolution is given by::

$$\frac{V_{DD} - V_{SS}}{256}$$

The Input voltage (Ain) which is to be converted must be constant for 1µs before conversion and remain constant during conversion.


Conversion resolution can be improved if the power supply voltage  $(V_{DD})$  to the microcontroller is lowered.

In order to optimise conversion resolution, the user can configure the microcontroller in WAIT mode, because this mode minimises noise disturbances and power supply variations due to output switching. Nevertheless, the WAIT instruction should be executed as soon as possible after the beginning of the conversion, because execution of the WAIT instruction may cause a small variation of the  $V_{DD}$  voltage. The negative effect of this variation is minimized at the beginning of the conversion when the converter is less sensitive, rather than at the end of conversion, when the less significant bits are determined.

The best configuration, from an accuracy standpoint, is WAIT mode with the Timer stopped. Indeed, only the ADC peripheral and the oscillator are then still working. The MCU must be woken up from WAIT mode by the ADC interrupt at the end of the conversion. It should be noted that waking up the microcontroller could also be done using the Timer interrupt, but in this case the Timer will be working and the resulting noise could affect conversion accuracy.

### A/D Converter Control Register (ADCR)

Address: 0D1h - Read/Write



Bit 7 = **EAI**: Enable A/D Interrupt. If this bit is set to "1" the A/D interrupt is enabled, when EAI=0 the interrupt is disabled.

Bit 6 = **EOC**: End of conversion. Read Only. This read only bit indicates when a conversion has been completed. This bit is automatically reset to "0" when the STA bit is written. If the user is using the interrupt option then this bit can be used as an interrupt pending bit. Data in the data conversion register are valid only when this bit is set to "1".


Bit 5 = **STA**: Start of Conversion. Write Only. Writing a "1" to this bit will start a conversion on the selected channel and automatically reset to "0" the EOC bit. If the bit is set again when a conversion is in progress, the present conversion is stopped and a new one will take place. This bit is write only, any attempt to read it will show a logical zero.

Bit 4 = **PDS**: Power Down Selection. This bit activates the A/D converter if set to "1". Writing a "0" to this bit will put the ADC in power down mode (idle mode).

Bit 3-0 =**D3-D0**. Not used

### A/D Converter Data Register (ADR)

Address: 0D0h — Read only



Bit 7-0 = D7-D0: 8 Bit A/D Conversion Result.

### 4.4 SERIAL PERIPHERAL INTERFACE (SPI)

The on-chip SPI is an optimized serial synchronous interface that supports a wide range of industry standard SPI specifications. The on-chip SPI is controlled by small and simple user software to perform serial data exchange. The serial shift clock can be implemented either by software (using the bit-set and bit-reset instructions), with the on-chip Timer 1 by externally connecting the SPI clock pin to the timer pin or by directly applying an external clock to the ScI line.

The peripheral is composed by an 8-bit Data/shift Register and a 4-bit binary counter while the Sin pin is the serial shift input and Sout is the serial shift output. These two lines can be tied together to implement two wires protocols (I<sup>2</sup>C-bus, etc). When data is serialized, the MSB is the first bit. Sin has to be programmed as input. For serial output


operation Sout has to be programmed as opendrain output.

The SCL, Sin and Sout SPI clock and data signals are connected to 3 I/O lines on the same external pins. With these 3 lines, the SPI can operate in the following operating modes: Software SPI, S-BUS, I<sup>2</sup>C-bus and as a standard serial I/O (clock, data, enable). An interrupt request can be generated after eight clock pulses. Figure 25 shows the SPI block diagram.

The SCL line clocks, on the falling edge, the shift register and the counter. To allow SPI operation in slave mode, the SCL pin must be programmed as input and an external clock must be supplied to this pin to drive the SPI peripheral.

In master mode, SCL is programmed as output, a clock signal must be generated by software to set and reset the port line.

Figure 25. SPI Block Diagram



#### SERIAL PERIPHERAL INTERFACE (Cont'd)

After 8 clock pulses (D7..D0) the output Q4 of the 4-bit binary counter becomes low, disabling the clock from the counter and the data/shift register. Q4 enables the clock to generate an interrupt on the 8th clock falling edge as long as no reset of the counter (processor write into the 8-bit data/shift register) takes place. After a processor reset the interrupt is disabled. The interrupt is active when writing data in the shift register and desactivated when writing any data in the SPI Interrupt Disable register.

The generation of an interrupt to the Core provides information that new data is available (input mode) or that transmission is completed (output mode), allowing the Core to generate an acknowledge on the 9th clock pulse (I<sup>2</sup>C-bus).

The interrupt is initiated by a high to low transition, and therefore interrupt options must be set accordingly as defined in the interrupt section.

After power on reset, or after writing the data/shift register, the counter is reset to zero and the clock is enabled. In this condition the data shift register is ready for reception. No start condition has to be detected. Through the user software the Core may pull down the Sin line (Acknowledge) and slow down the SCL, as long as it is needed to carry out data from the shift register.

#### I<sup>2</sup>C-bus Master-Slave, Receiver-Transmitter

When pins Sin and Sout are externally connected together it is possible to use the SPI as a receiver as well as a transmitter. Through software routine (by using bit-set and bit-reset on I/O line) a clock can be generated allowing I<sup>2</sup>C-bus to work in master mode.

When implementing an I<sup>2</sup>C-bus protocol, the start condition can be detected by setting the processor into a wait for start condition by enabling the interrupt of the I/O port used for the Sin line. This frees the processor from polling the Sin and SCL lines. After the transmission/reception the processor has to poll for the STOP condition.

In slave mode the user software can slow down the SCL clock frequency by simply putting the SCL I/O line in output open-drain mode and writing a zero into the corresponding data register bit. As it is possible to directly read the Sin pin directly through the port register, the software can detect a difference between internal data and external data (master mode). Similar condition can be applied to the clock.

#### Three (Four) Wire Serial Bus

It is possible to use a single general purpose I/O pin (with the corresponding interrupt enabled) as a chip enable pin. SCL acts as active or passive clock pin, Sin as data in and Sout as data out (four wire bus). Sin and Sout can be connected together externally to implement three wire bus.


#### Note

When the SPI is not used, the three I/O lines (Sin, SCL, Sout) can be used as normal I/O, with the following limitation: bit Sout cannot be used in open drain mode as this enables the shift register output to the port.

It is recommended, in order to avoid spurious interrupts from the SPI, to disable the SPI interrupt (the default state after reset) i.e. no write must be made to the 8-bit shift register. An explicit interrupt disable may be made in software by a dummy write to the SPI interrupt disable register.

#### SPI Data/Shift Register


Address: DDh - Read/Write (SDSR)



A write into this register enables SPI Interrupt after 8 clock pulses.

#### SPI Interrupt Disable Register

Address: C2h - Read/Write (SIDR)



A dummy write to this register disables SPI Interrupt.

<u> 577</u>

#### 4.5 LCD CONTROLLER-DRIVER

On-chip LCD driver includes all features required for LCD driving, including multiplexing of the common plates. Multiplexing allows to increase display capability without increasing the number of segment outputs. In that case, the display capability is equal to the product of the number of common plates with the number of segment outputs.

A dedicated LCD RAM is used to store the pattern to be displayed while control logic generates accordingly all the waveforms sent onto the segment or common outputs. Segments voltage supply is MCU supply independant, and included driving stages allow direct connection to the LCD panel.

The multiplexing ratio (Number of common plates) and the base LCD frame frequency is software configurable to achieve the best trade-off contrast/display capability for each display panel.

The 32KHz clock used for the LCD controller is derivated from the MCU's internal clock and therefore does not require a dedicated oscillator. The division factor is set by the three bits HF0..HF2 of the LCD Mode Control Register LCDCR as summarized in Table 19 for recommanded oscillator quartz values. In case of oscillator failure, all seg-

ment and common lines are switched to ground to avoid any DC biasing of the LCD elements.


**Table 19. Oscillator Selection Bits** 

MCU Oscillator f <sub>OSC</sub>	HF2	HF1	HF0	Division Factor
	0	0	0	Clock disabled: Display off
	0	0	1	Auxiliary 32KHz oscillator
	0	1	0	Reserved
1.048MHz	0	1	1	32
2.097MHz	1	0	0	64
4.194MHz	1	0	1	128
8.388MHz	1	1	0	256
	1	1	1	Reserved

#### Notes:

- 1. The usage  $f_{OSC}$  values different from those defined in this table cause the LCD to operate at a reference frequency different from 32.768KHz, according to division factor of Table 19.
- 2. It is not recommended to select an internal frequency lower than 32KHz as the clock supervisor circuit may switch off the LCD peripheral if lower frequency is detected.

Figure 26. LCD Block Diagram



### LCD CONTROLLER-DRIVER (Continued)

# 4.5.1 Multiplexing ratio and frame frequency setting

Up to 4 common plates COM1..COM4 can be used for multiplexing ratio ranging from 1/1 to 1/4. The selection is made by the bits DS0 and DS1 of the LCDCR as shown in the Table 20.

Table 20. Multiplexing ratio

DS1	DS0	Display Mode	Active backplanes
0	0	1/4 mux.ratio	COM1, 2, 3, 4
0	1	1/1 mux.ratio	COM1
1	0	1/2 mux.ratio	COM1, 2
1	1	1/3 mux.ratio	COM1, 2, 3

If the 1/1 multiplexing ratio is chosen, LCD segments are refreshed with a frame frequency Flcd derived from 32KHz clock with a division ratio defined by the bits LF0..LF2 of the LCDCR.

When a higher multiplexing ratio is set, refreshment frequency is decreased accordingly (Table 21).

**Table 21. LCD Frame Frequency Selection** 

			Base	Frame	Frequ	iency f	F (Hz)
LF2	LF1	LF0	f <sub>LCD</sub> (Hz)	1/1 mux. ratio	1/2 mux. ratio	1/3 mux. ratio	1/4 mux. ratio
0	0	0	64	64	32	21	16
0	0	1	85	85	43	28	21
0	1	0	128	128	64	43	32
0	1	1	171	171	85	57	43
1	0	0	256	256	128	85	64
1	0	1	341	341	171	114	85
1	1	0	512	512	256	171	128
1	1	1		R	eserve	d	

#### 4.5.2 Segment and common plates driving

LCD panels physical structure requires precise timings and stepped voltage values on common and segment outputs. Timings are managed by the LCD controller, while voltages are derivated from the VLCD value through internal resistive division. This internal divider is disabled when the LCD driver is OFF in order to avoid consumption on VLCD pin.

The 1/3 VLCD and 2/3 VLCD values used in 1/1, 1/3 and 1/4 multiplexing ratio modes are internally generated and issued on external pins, while 1/2 VLCD value used in 1/2 mode is obtained by exter-

nal connection of the 1/3VLCD and 2/3VLCD pins (Figure 27).

Figure 27. Bias Config for 1/2 Duty





Figure 28. Typical Current consumption on VLCD Pin (25°C, no load, fLCD=512Hz, mux=1/3-1/4)



**Note**: For display voltages  $V_{LCD}$  < 4.5V the resistivity of the divider may be too high for some applications (especially using 1/3 or 1/4 duty display mode). In that case an external resistive divider must be used to achieve the desired resistivity.

### LCD CONTROLLER-DRIVER (Continued)

Figure 29. Typical Network to connect to V<sub>LCD</sub>




Figure 30. Addressing Map of the LCD RAM

Typical External resistances values are in the range of 100 K $\Omega$  to 150 K $\Omega$ . External capacitances in the range of 10 to 47 nF can be added to  $V_{LCD}$  2/3 and  $V_{LCD}$  1/3 pins and to  $V_{LCD}$  if the  $V_{LCD}$  connection is highly impedant.

#### **4.5.3 LCD RAM**

LCD RAM is organised as a LCD panel with a matrix architecture. Each bit of its content is logically mapped to a physical element of the display panel addressed by a couple (Segment;Common). If a bit is set, the relevant element of the LCD matrix is turned-on. On the contrary, an element remains turned-off as long the associated bit within the LCD RAM is kept cleared.

After a reset, the LCD RAM is not initialised and contain arbitrary information.

If the choosen multiplexing ratio does not use some common plates, corresponding RAM addresses are free for general purpose data storage.

RAM Address	MSB							LSB	
E0	S8	S7	S6	S5	S4	NA	NA	NA	
E1	S16	S15	S14	S13	S12	S11	S10	S9	
E2	S24	S23	S22	S21	S20	S19	S18	S17	COM
E3	S32	S31	S30	S29	S28	S27	S26	S25	COIVI
E4	S40	S39	S38	S37	S36	S35	S34	S33	
E5	S48	S47	S46	S45	S44	S43	S42	S41	
E6	S8	S7	S6	S5	S4	NA	NA	NA	
E7	S16	S15	S14	S13	S12	S11	S10	S9	
E8	S24	S23	S22	S21	S20	S19	S18	S17	COM
E9	S32	S31	S30	S29	S28	S27	S26	S25	COIVIZ
EA	S40	S39	S38	S37	S36	S35	S34	S33	
EB	S48	S47	S46	S45	S44	S43	S42	S41	
EC	S8	S7	S6	S5	S4	NA	NA	NA	
ED	S16	S15	S14	S13	S12	S11	S10	S9	
EE	S24	S23	S22	S21	S20	S19	S18	S17	COM
EF	S32	S31	S30	S29	S28	S27	S26	S25	COM
F0	S40	S39	S38	S37	S36	S35	S34	S33	
F1	S48	S47	S46	S45	S44	S43	S42	S41	
F2	S8	S7	S6	S5	S4	NA	NA	NA	
F3	S16	S15	S14	S13	S12	S11	S10	S9	
F4	S24	S23	S22	S21	S20	S19	S18	S17	COM
F5	S32	S31	S30	S29	S28	S27	S26	S25	COIVIZ
F6	S40	S39	S38	S37	S36	S35	S34	S33	
F7	S48	S47	S46	S45	S44	S43	S42	S41	

### LCD CONTROLLER-DRIVER (Continued)

#### 4.5.4 Stand by or STOP operation mode

No clock from the main oscillator is available in STOP mode for the LCD controller, and the controller is switched off when the STOP instruction is executed. All segment and common lines are then switched to ground to avoid any DC biasing of the LCD elements.

Operation in STOP mode remain possible by switching to the OSC32KHz, by setting the HF0..HF2 bit of LCDCR accordingly (Table 19). Care must be taken for the oscillator switching that LCD function change is only effective at the end of a frame. Therefore it must be guaranteed that enough clock pulses are delivered before entering into STOP mode. Otherwise the LCD function is switched off at STOP instruction execution.

### 4.5.5 LCD Mode Control Register (LCDCR)

Address: DCh - Read/Write



Bits 7-6 = **DS0**, **DS1**. *Multiplexing ratio select bits*. These bits select the number of common backplanes used by the LCD control.

Bits 5-3 = **HF0**, **HF1**, **HF2**. Oscillator select bits. These bits allow the LCD controller to be supplied with the correct frequency when different high main oscillator frequencies are selected as system clock. Table 19 shows the set-up for different clock crystals.

Bits 2-0 = **LF0**, **LF1**, **LF2**. Base frame frequency select bits. These bits control the LCD base operational frequency of the LCD common lines.

### 4.6 POWERSUPPLY SUPERVISOR DEVICE (PSS)


The Power Supply Supervisor device, described in the Figure 32, permits supervising the crossing of the PSS pin voltage (VPSS) through a programmable voltage (mxV<sub>DD</sub>/n), where n and m can be chosen by software. This device includes:


- An internal comparator which is connected to the internal INT line to make an interrupt request to the Core.
- 2 resistive voltage dividers that are, respectively, supplied by the PSS pin and the V<sub>DD</sub> pin. These two voltage dividers are both connected to the two inputs of the internal comparator. They consist of 13 identical resistors. It is possible to select by software 5 voltage rates on the PSS divider (nxVPSS/13) and 4 voltage rates on the V<sub>DD</sub> divider (mxV<sub>DD</sub>/13). The n and m values can be chosen by software. These two voltage dividers are disconnected in STOP mode, and when the PSS device is OFF.
- An internal device that allows the detection with an hysteresis of V<sub>DD</sub>/13.

The PSS device is supplied by an internal connection to  $V_{DD}$  supply. The following paragraphs describe the operating mode of the PSS device and the PSS register that permits control over the PSS device. The PSS device is switched off as soon as the Core executes the STOP instruction, but continues to work in the WAIT mode.

Figure 32. PSS Device Block Diagram

Figure 31. PSS Device Operating Modes Description





### **POWER SUPPLY SUPERVISOR (Continued)**

### 4.6.1 PSS Operating Mode Description


The resistive voltage divider connected to the PSS pin provides the internal comparator with the  $nxV_{PSS}/13$  voltage. The resistive voltage divider connected to the  $V_{DD}$  pin provides the internal comparator with the  $mxV_{DD}/13$  voltage. The n and m values are selected with the PSS register. It must be observed that the n and m values must be selected, taking into consideration the following electrical constraints:

 $0.5 V < nxV_{PSS}/13$  at detection  $< V_{DD}$  -2V  $0.5 V < mxV_{DD}/13$  at detection  $< V_{DD}$  -2V we must also have:

$$\frac{m}{n}$$
  $V_{DD} \le V_{PSS} \le V_{DD}$ 

The PIF bit is the interrupt request flag of the PSS device. This bit follows PSS comparator output.

Figure 33. Typical application using the PSS



*5*77

# POWER SUPPLY SUPERVISOR (Continued) 4.6.2 PSS Register

The PSS register permits control over the PSS device. The register can be addressed in the data space as a RAM location at DAh. This register is cleared after Reset.

### **PSS Status Control Register (PSSCR)**

Address: DAh - Read/Write

7					0
PIF	PEI		PDR2 PSS		D0

Bit 7 = **PIF**. Interrupt flag bit. This bit is the interrupt flag. This bit is set (resp. cleared) as soon as the equality between  $nxV_{PSS}$  and  $mxV_{DD}/13$  (resp.  $(m+1)xV_{DD}/13$ ) occurs.

Bit 6 = **PEI**. Interrupt mask bit. This bit is the authorization bit of the interrupt request: – If PEI is set, the interrupt request can reach the Core. – If PEI is cleared, the interrupt request cannot reach the Core.

Bits 5-4 = **PDV1**, **PDV0**. Division rate selection bit. The PDV1/0 bits are used to select the rate of division of the  $V_{DD}$  voltage  $(mxV_{DD}/13)$  or  $(m+1)xV_{DD}/13$ , according to the hysteresis).

Table 22.  $V_{\text{DD}}V$ oltage division rate selection bits

PDV1	PDV0	mxV <sub>DD</sub> /13	(m+ 1) xV <sub>DD</sub> /13
0	0	3xV <sub>DD</sub> /13	4xV <sub>DD</sub> /13
0	1	5xV <sub>DD</sub> /13	6xV <sub>DD</sub> /13
1	0	6xV <sub>DD</sub> /13	7xV <sub>DD</sub> /13
1	1	7xV <sub>DD</sub> /13	8xV <sub>DD</sub> /13

Bits 3-1 = PDR2, PDR1, PDR0. Division rate selection bit. The PDR2/1/0 bits are used to inhibit the PSS device and to select the division rate of the PSS voltage ( $nxV_{PSS}/13$ ).

Bit 0 = **D0**. The PSS comparator output is valid 8 cycle times after the programming of the PDR2/1/0 bits. It is forced to zero in the meantime.

Table 23.  $P_{\text{SS}}$  Voltage division rate selection bits

PDR2	PDR1	PDR0	PSS State	nxV <sub>PSS</sub> /13
0	0	0	IDLE	
0	0	1	BUSY	4xV <sub>PSS</sub> /13
0	1	0	BUSY	5xV <sub>PSS</sub> /13
0	1	1	BUSY	6xV <sub>PSS</sub> /13
1	0	0	BUSY	7xV <sub>PSS</sub> /13
1	0	1	BUSY	V <sub>PSS</sub>

#### 5 SOFTWARE

#### **5.1 ST6 ARCHITECTURE**

The ST6 software has been designed to fully use the hardware in the most efficient way possible while keeping byte usage to a minimum; in short, to provide byte efficient programming capability. The ST6 core has the ability to set or clear any register or RAM location bit of the Data space with a single instruction. Furthermore, the program may branch to a selected address depending on the status of any bit of the Data space. The carry bit is stored with the value of the bit when the SET or RES instruction is processed.

#### **5.2 ADDRESSING MODES**

The ST6 core offers nine addressing modes, which are described in the following paragraphs. Three different address spaces are available: Program space, Data space, and Stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains the Accumulator, the X,Y,V and W registers, peripheral and Input/Output registers, the RAM locations and Data ROM locations (for storage of tables and constants). Stack space contains six 12-bit RAM cells used to stack the return addresses for subroutines and interrupts.

**Immediate**. In the immediate addressing mode, the operand of the instruction follows the opcode location. As the operand is a ROM byte, the immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

**Direct**. In the direct addressing mode, the address of the byte which is processed by the instruction is stored in the location which follows the opcode. Direct addressing allows the user to directly address the 256 bytes in Data Space memory with a single two-byte instruction.

**Short Direct**. The core can address the four RAM registers X,Y,V,W (locations 80h, 81h, 82h, 83h) in the short-direct addressing mode. In this case, the instruction is only one byte and the selection of the location to be processed is contained in the opcode. Short direct addressing is a subset of the direct addressing mode. (Note that 80h and 81h are also indirect registers).

**Extended**. In the extended addressing mode, the 12-bit address needed to define the instruction is obtained by concatenating the four less significant

bits of the opcode with the byte following the opcode. The instructions (JP, CALL) which use the extended addressing mode are able to branch to any address of the 4K bytes Program space.

An extended addressing mode instruction is twobyte long.

Program Counter Relative. The relative addressing mode is only used in conditional branch instructions. The instruction is used to perform a test and, if the condition is true, a branch with a span of -15 to +16 locations around the address of the relative instruction. If the condition is not true, the instruction which follows the relative instruction is executed. The relative addressing mode instruction is one-byte long. The opcode is obtained in adding the three most significant bits which characterize the kind of the test, one bit which determines whether the branch is a forward (when it is 0) or backward (when it is 1) branch and the four less significant bits which give the span of the branch (0h to Fh) which must be added or subtracted to the address of the relative instruction to obtain the address of the branch.

**Bit Direct**. In the bit direct addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode points to the address of the byte in which the specified bit must be set or cleared. Thus, any bit in the 256 locations of Data space memory can be set or cleared.

Bit Test & Branch. The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit test and branch instruction is three-byte long. The bit identification and the tested condition are included in the opcode byte. The address of the byte to be tested follows immediately the opcode in the Program space. The third byte is the jump displacement, which is in the range of -127 to +128. This displacement can be determined using a label, which is converted by the assembler.

**Indirect**. In the indirect addressing mode, the byte processed by the register-indirect instruction is at the address pointed by the content of one of the indirect registers, X or Y (80h,81h). The indirect register is selected by the bit 4 of the opcode. A register indirect instruction is one byte long.

**Inherent**. In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

### **5.3 INSTRUCTION SET**

The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.

All the instructions belonging to a given type are presented in individual tables.

**Load & Store**. These instructions use one, two or three bytes in relation with the addressing mode. One operand is the Accumulator for LOAD and the other operand is obtained from data memory using one of the addressing modes.

For Load Immediate one operand can be any of the 256 data space bytes while the other is always immediate data.

**Table 24. Load & Store Instructions** 

Instruction	Addressing Mode	Purton	Cycles	Fla	gs
instruction	Addressing Mode	Bytes	Cycles	Z	С
LD A, X	Short Direct	1	4	Δ	*
LD A, Y	Short Direct	1	4	$\Delta$	*
LD A, V	Short Direct	1	4	$\Delta$	*
LD A, W	Short Direct	1	4	$\Delta$	*
LD X, A	Short Direct	1	4	$\Delta$	*
LD Y, A	Short Direct	1	4	Δ	*
LD V, A	Short Direct	1	4	Δ	*
LD W, A	Short Direct	1	4	$\Delta$	*
LD A, rr	Direct	2	4	Δ	*
LD rr, A	Direct	2	4	Δ	*
LD A, (X)	Indirect	1	4	Δ	*
LD A, (Y)	Indirect	1	4	Δ	*
LD (X), A	Indirect	1	4	Δ	*
LD (Y), A	Indirect	1	4	Δ	*
LDI A, #N	Immediate	2	4	Δ	*
LDI rr, #N	Immediate	3	4	*	*

#### Notes:

X,Y. Indirect Register Pointers, V & W Short Direct Registers

<sup>#.</sup> Immediate data (stored in ROM memory)

rr. Data space register

 $<sup>\</sup>Delta$ . Affected

<sup>\* .</sup> Not Affected

### **INSTRUCTION SET** (Cont'd)

Arithmetic and Logic. These instructions are used to perform the arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while the other can be either a data space memory content or an immediate value in relation with the addressing mode. In CLR, DEC, INC instructions the operand can be any of the 256 data space addresses. In COM, RLC, SLA the operand is always the accumulator.

Table 25. Arithmetic & Logic Instructions

Instruction	Addressing Mode	Bytes	Cycles	Fla	Flags					
Instruction	Addressing wode	bytes	Cycles	Z	С					
ADD A, (X)	Indirect	1	4	Δ	Δ					
ADD A, (Y)	Indirect	1	4	Δ	Δ					
ADD A, rr	Direct	2	4	Δ	Δ					
ADDI A, #N	Immediate	2	4	Δ	Δ					
AND A, (X)	Indirect	1	4	Δ	Δ					
AND A, (Y)	Indirect	1	4	Δ	Δ					
AND A, rr	Direct	2	4	Δ	Δ					
ANDI A, #N	Immediate	2	4	Δ	Δ					
CLR A	Short Direct	2	4	Δ	Δ					
CLR r	Direct	3	4	*	*					
COM A	Inherent	1	4	Δ	Δ					
CP A, (X)	Indirect	1	4	Δ	Δ					
CP A, (Y)	Indirect	1	4	Δ	Δ					
CP A, rr	Direct	2	4	Δ	Δ					
CPI A, #N	Immediate	2	4	Δ	Δ					
DEC X	Short Direct	1	4	Δ	*					
DEC Y	Short Direct	1	4	Δ	*					
DEC V	Short Direct	1	4	Δ	*					
DEC W	Short Direct	1	4	Δ	*					
DEC A	Direct	2	4	Δ	*					
DEC rr	Direct	2	4	Δ	*					
DEC (X)	Indirect	1	4	Δ	*					
DEC (Y)	Indirect	1	4	Δ	*					
INC X	Short Direct	1	4	Δ	*					
INC Y	Short Direct	1	4	Δ	*					
INC V	Short Direct	1	4	Δ	*					
INC W	Short Direct	1	4	Δ	*					
INC A	Direct	2	4	Δ	*					
INC rr	Direct	2	4	Δ	*					
INC (X)	Indirect	1	4	Δ	*					
INC (Y)	Indirect	1	4	Δ	*					
RLC A	Inherent	1	4	Δ	Δ					
SLA A	Inherent	2	4	Δ	Δ					
SUB A, (X)	Indirect	1	4	Δ	Δ					
SUB A, (Y)	Indirect	1	4	Δ	Δ					
SUB A, rr	Direct	2	4	Δ	Δ					
SUBI A, #N	Immediate	2	4	Δ	Δ					

rr. Data space register



**Notes:**X,Y.Indirect Register Pointers, V & W Short Direct RegistersD. Affected # . Immediate data (stored in ROM memory)\* . Not Affected

### **INSTRUCTION SET** (Cont'd)

Conditional Branch. The branch instructions achieve a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

Control Instructions. The control instructions control the MCU operations during program execution.

Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutines call inside the whole program space.

**Table 26. Conditional Branch Instructions** 

Instruction	Branch If	Bytes	Cycles	Flags				
instruction	Branch II	bytes	Cycles	Z	С			
JRC e	C = 1	1	2	*	*			
JRNC e	C = 0	1	2	*	*			
JRZ e	Z = 1	1	2	*	*			
JRNZ e	Z = 0	1	2	*	*			
JRR b, rr, ee	Bit = 0	3	5	*	Δ			
JRS b, rr, ee	Bit = 1	3	5	*	Δ			

### Notes:

- 3-bit address h.
- 5 bit signed displacement in the range -15 to +16<F128M>
- ee. 8 bit signed displacement in the range -126 to +129
- rr. Data space register
- Affected. The tested bit is shifted into carry.
- Not Affected

**Table 27. Bit Manipulation Instructions** 

Instruction	Addressing Mode	Bytes	Flags					
ilistruction	Addressing Mode	Dytes	Cycles	Z	С			
SET b,rr	Bit Direct	2	4	*	*			
RES b,rr	Bit Direct	2	4	*	*			

- Notes: b. 3-bit address;
- Data space register;

\* . Not<M> Affected

**Table 28. Control Instructions** 

Instruction	Addressing Made	Putos	Cycles	Fla	ags
instruction	Addressing Mode	Bytes	Z		С
NOP	Inherent	1	2	*	*
RET	Inherent	1	2	*	*
RETI	Inherent	1	2	Δ	Δ
STOP (1)	Inherent	1	2	*	*
WAIT	Inherent	1	2	*	*

#### Notes:

- This instruction is deactivated<N>and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.
- Affected
- Not Affected

Table 29. Jump & Call Instructions

Instruction	Addressing Mode	Bytes	Flags					
	Addressing Wode	bytes	Cycles	Z	С			
CALL abc	Extended	2	4	*	*			
JP abc	Extended	2	4	*	*			

abc. 12-bit address;

Not Affected

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

Opcode IV		<u> </u>	<u>د. ر</u>	,		g tar	-10	Jonann		0	, 50 G		.,45			0	400		.5 4554	LOW
HI		0000		1 0001		0010		3 0011		4 010	0		5 0101			6 011	0		7 0111	HI
_	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	LD	
0 0000		е		abc		е		b0,rr,ee		е			#			е			a,(x)	0 0000
0000	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	0000
	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2		JRC	4	LDI	
1 0001		е		abc		е		b0,rr,ee		е			Х			е			a,nn	1 0001
0001	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	0001
	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	СР	
2 0010		е		abc		е		b4,rr,ee		е			#			е			a,(x)	2 0010
0010	1	pcr	2	ext	1	pcr	3		1		pcr				1		prc	1	ind	0010
	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2		JRC	4	CPI	
3		е		abc		е		b4,rr,ee	е				a,x			е			a,nn	3
0011	1	pcr	2	ext	1	pcr	3				pcr	1	,	sd	1		prc	2	imm	0011
	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ				2		JRC	4	ADD	
4	_	e	•	abc	_	e		b2,rr,ee	_	е	0.12		#		_	е	0.10	•	a,(x)	4
0100	1	pcr	2	ext	1	pcr	3		1	J	pcr		"		1	J	prc	1	ind	0100
	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2		JRC	4	ADDI	
5	_	e	•	abc	_	e	٥	b2,rr,ee	_	е	U1\Z	•	у		_	е	5110	-	a,nn	5
0101	1	pcr	2	ext	1	pcr	3		1	C	pcr	1	у	sd	1	C	prc	2	imm	0101
	2	JRNZ	4	CALL	2	JRNC	5				JRZ	_		Su	2		JRC	4	INC	
6	_	e	4	abc	_	e	5		_	е	JKZ		#		_	е	JIC	4		6
0110	1	-	_			-	3	b6,rr,ee		е			#		,	е		,	(X)	0110
	2	pcr	2	ext	1	pcr					pcr	_			1		prc	1	ind	
7	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ	4		LD	2		JRC			7
0111		е		abc		е	_	b6,rr,ee		е			а,у	1		е			#	0111
	1	pcr	2	ext	1	pcr	_				pcr	1		sd	1		prc	_		
8	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ				2		JRC	4	LD	8
1000		е		abc		е	_	b1,rr,ee		е			#			е			(x),a	1000
	1	pcr	2	ext	1	pcr	3		_		pcr				1		prc	1	ind	
9	2	RNZ	4	CALL	2	JRNC	5		2		JRZ	4		INC	2		JRC			9
1001		е		abc		е		b1,rr,ee		е			٧			е			#	1001
	1	pcr	2	ext	1	pcr	3		_		pcr	1		sd	1		prc			
	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ				2		JRC	4	AND	
A 1010		е		abc		е		b5,rr,ee		е			#			е			a,(x)	A 1010
	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	
-	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2		JRC	4	ANDI	_
В 1011		е		abc		е		b5,rr,ee		е			a,v			е			a,nn	B 1011
1011	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	1011
	2	JRNZ	4	CALL	2	JRNC	5	JRR	2	-	JRZ				2		JRC	4	SUB	
C 1100		е		abc		е		b3,rr,ee		е			#			е			a,(x)	C 1100
1100	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	1 100
_	2	JRNZ	4	CALL	2	JRNC	5		_		JRZ	4		INC	2		JRC	4	SUBI	_
D 1101		е		abc		е		b3,rr,ee		е			w			е			a,nn	D 1101
1101	1	pcr	2	ext	1	pcr	3		1		pcr	1		sd	1		prc	2	imm	1101
	2	JRNZ	4	CALL	2	JRNC	5				JRZ				2		JRC	4	DEC	
E	-	e		abc	١	е		b7,rr,ee	Ī	е			#			е			(x)	E
1110	1	pcr	2	ext	1	pcr	3		1	J	pcr		"		1	J	prc	1	ind	1110
	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ	4		LD	2		JRC	Ė	iiiu	
F	_	e	•	abc	_	e	٥	b7,rr,ee	_	е	U1\Z	•	a,w	בט	_	е	5110		#	F
1111	1	pcr	2	ext	1	pcr	2		1	e	pcr	1	a, w	sd	1	e	nro		π	1111
	1	pci	4	ext	<u> </u>	pci	J	DI			pci	<u> </u>		Sü			prc			

### Abbreviations for Addressing Modes: Legend:

Direct Short Direct dir sd imm Immediate inh Inherent Extended ext b.d Bit Direct bt Bit Test pcr ind **Program Counter Relative** 

Indicates Illegal Instructions
5 Bit Displacement # е 3 Bit Address

b 1byte dataspace address 1 byte immediate data rr nn abc 12 bit address 8 bit Displacement ee

Cycle Mnemonic JRC Operand prc Bytes Addressing Mode



Indirect

**Opcode Map Summary** (Continued)

Opcode N LOW	<u> </u>			,					_		_			_		_		_	LOW
HI		8 1000		9 1001			A 1010		B 1011		110	0		D 1101		E 1110		F 1111	НІ
0	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	LDI	2	JRC	4	LD	0
0000		е		abc			е		b0,rr		е			rr,nn		е		a,(y)	0000
	1	pcr	2		ext		pcr		b.d	1		pcr	_	imm	1	prc	1	ind	
1	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	LD	1
0001	,	е	_	abc	4		е	_	b0,rr		е			X		е	_	a,rr	0001
	2	pcr	2		ext JP	2	pcr JRNC	2	b.d RES	2		pcr JRZ	4	sd COM	2	prc JRC	2	dir CP	
2	2	JRNZ e	4	abc	JP	2	e e	4	b4,rr	2	е	JKZ	4	a	2	e e	4	_	2
0010	1	pcr	2	abc	ext	1	pcr	2	b.d	1	C	pcr		а	1	prc	1	a,(y) ind	0010
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	CP	
3	_	e	7	abc	01	_	e	_	b4,rr	e		JINZ	7	x,a	_	e	_	a,rr	3
0011	1	pcr	2	abo	ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	0011
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RETI	2	JRC	4	ADD	
4	_	e	-	abc	•	_	е		b2,rr		е		_		-	е	-	a,(y)	4
0100	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	prc	1	ind	0100
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	ADD	
5 0101		е		abc			е		b2,rr		е			у		е		a,rr	5 0101
0101	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	0101
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	STOP	2	JRC	4	INC	_
6 0110		е		abc			е		b6,rr		е					е		(y)	6 0110
0110	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	prc	1	ind	0110
7	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	INC	7
0111		е		abc			е		b6,rr		е			y,a		е		rr	0111
	1	pcr	_		ext		pcr	_	b.d	1		pcr	1	sd	1	prc	2	dir	
8	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ		.,	2	JRC	4	LD	8
1000		е	_	abc			е	_	b1,rr	١.	е			#	١.	е	١.	(y),a 	1000
	2	pcr	2		ext JP	2	pcr JRNC	2	b.d SET	2		pcr	4	DEC	2	prc	4	ind LD	
9	_	RNZ	4	aha	JP	2		4	_	_	_	JRZ	4	DEC v	2	JRC	4		9
1001	1	e	2	abc	ovt	1	e	2	b1,rr b.d	1	е	nor	1	v sd	1	e	2	rr,a dir	1001
	2	pcr JRNZ	4		ext JP	2	pcr JRNC	4	RES	2		pcr JRZ	4	RCL	2	prc JRC	4	AND	
Α	_	e	4	abc	JI	2	e	-	b5,rr	_	е	JINZ	4	a	_	e	-	a,(y)	Α
1010	1	pcr	2	abo	ext	1	pcr	2	b.d	1	Ū	pcr	1	inh	1	prc	1	ind	1010
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	AND	
B		е		abc			е		b5,rr		е			v,a		е		a,rr	B
1011	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	1011
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RET	2	JRC	4	SUB	-
C 1100		е		abc			е		b3,rr		е					е		a,(y)	C 1100
1100	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	prc	1	ind	1 100
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC	4	SUB	
D 1101		е		abc			е		b3,rr		е			W		е		a,rr	D 1101
	1	pcr	2		ext		pcr		b.d	1		pcr		sd	1	prc	2	dir	
E	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	WAIT	2	JRC	4	DEC	Е
1110	١.	е		abc			е		b7,rr		е				١.	е		(y)	1110
-	1	pcr	2		ext		pcr	2	b.d	1		pcr	_	inh	1	prc	1	ind	-
F	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	DEC	F
1111		е		abc			е	_	b7,rr	١,	е		,	w,a	١,	е	_	rr "	1111
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	prc	2	dir	

Abbreviations for Addressing Modes: Legend:
dir Direct # Inc
sd Short Direct e 5 I imm Immediate inh Inherent Extended ext b.d Bit Direct bt Bit Test

Indicates Illegal Instructions 5 Bit Displacement 3 Bit Address b 1 byte dataspace address
1 byte immediate data
12 bit address
8 bit Displacement rr nn abc ee

Cycle Mnemonic JRC Operand prc Bytes Addressing Mode

**Program Counter Relative** 

pcr ind Indirect

47/ 60/74

### **6 ELECTRICAL CHARACTERISTICS**

#### **6.1 ABSOLUTE MAXIMUM RATINGS**

This product contains devices to protect the inputs against damage due to high static voltages, however it is advisable to take normal precaution to avoid application of any voltage higher than the specified maximum rated voltages.

For proper operation it is recommended that  $V_{I}$  and  $V_{O}$  be higher than  $V_{SS}$  and lower than  $V_{DD}$ . Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ).

**Power Considerations.** The average chip-junction temperature, Tj, in Celsius can be obtained from:

 $Tj = TA + PD \times RthJA$ 

Where: TA = Ambient Temperature.

RthJA = Package thermal resistance

(junction-to ambient).

PD = Pint + Pport.

 $Pint = IDD \times VDD$  (chip internal power).

Pport = Port power dissipation (deter-

mined by the user).

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	-0.3 to 7.0	V
VI	Input Voltage	$V_{SS}$ - 0.3 to $V_{DD}$ + 0.3 <sup>(1)</sup>	V
Vo	Output Voltage	$V_{SS}$ - 0.3 to $V_{DD}$ + 0.3 <sup>(1)</sup>	V
Io	Current Drain per Pin Excluding V <sub>DD</sub> , V <sub>SS</sub>	±10	mA
$IV_{DD}$	Total Current into V <sub>DD</sub> (source)	50	mA
IV <sub>SS</sub>	Total Current out of V <sub>SS</sub> (sink)	50	mA
Tj	Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-60 to 150	°C

#### Notes:


- Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (1) Within these limits, clamping diodes are guarantee to be not conductive. Voltages outside these limits are authorised as long as injection current is kept within the specification.

### **6.2 RECOMMENDED OPERATING CONDITIONS**

Cumbal	Parameter	Test Conditions		Value			
Symbol	raiailletei	rest Conditions	Min.	Тур.	Max.	Unit	
T <sub>A</sub>	Operating Temperature	6 Suffix Version 1 Suffix Version	-40 0		85 70	°C	
$V_{DD}$	Operating Supply Voltage	f <sub>OSC</sub> = 4MHz fosc= 8MHz	3.0 4.5		6.0 6.0	V	
f <sub>OSC</sub>	Oscillator Frequency <sup>2)</sup>	V <sub>DD</sub> = 3V V <sub>DD</sub> = 4.5V	0 0		4.0 8.0	MHz	
I <sub>INJ+</sub>	Pin Injection Current (positive)	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$			+5	mA	
I <sub>INJ-</sub>	Pin Injection Current (negative)	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$			-5	mA	

#### Notes:

Figure 34. Maximum Operating FREQUENCY (Fmax) Versus SUPPLY VOLTAGE (VDD)



The shaded area is outside the recommended operating range; device functionality is not guaranteed under these conditions.

Care must be taken in case of negative current injection, where adapted impedance must be respected on analog sources to not affect the A/D conversion. For a -1mA injection, a maximum 10 KΩ is recommanded.

<sup>2.</sup> An oscillator frequency above 1MHz is recommended for reliable A/D results.

### **6.3 DC ELECTRICAL CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

				Value		
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{IL}$	Input Low Level Voltage All Input pins				V <sub>DD</sub> x 0.3	V
V <sub>IH</sub>	Input High Level Voltage All Input pins		V <sub>DD</sub> x 0.7			V
V <sub>Hys</sub>	Hysteresis Voltage (1) All Input pins	$V_{DD} = 5V$ $V_{DD} = 3V$	0.2 0.2			V
	Low Level Output Voltage All Output pins	$V_{DD}$ = 5.0V; $I_{OL}$ = +10 $\mu$ A $V_{DD}$ = 5.0V; $I_{OL}$ = +5 $\mu$ A			0.1 0.8	
V <sub>OL</sub>	Low Level Output Voltage 20 mA Sink I/O pins	$V_{DD}$ = 5.0V; $I_{OL}$ = +10 $\mu$ A $V_{DD}$ = 5.0V; $I_{OL}$ = +10 $\mu$ A $V_{DD}$ = 5.0V; $I_{OL}$ = +20 $\mu$ A			0.1 0.8 1.3	V
V <sub>OH</sub>	High Level Output Voltage All Output pins	$V_{DD}$ = 5.0V; $I_{OL}$ = -10 $\mu$ A $V_{DD}$ = 5.0V; $I_{OL}$ = -5.0mA	4.9 3.5			V
D	Pull-up Resistance	All Input pins	40	100	200	ΚΩ
R <sub>PU</sub>	rull-up itesistance	RESET pin	150	350	900	1322
I <sub>IL</sub>	Input Leakage Current All Input pins but RESET	$V_{IN} = V_{SS}$ (No Pull-Up configured) $V_{IN} = V_{DD}$		0.1	1.0	^
I <sub>IH</sub>	Input Leakage Current RESET pin	$V_{IN} = V_{SS}$ $V_{IN} = V_{DD}$	-8	-16	-30 10	μΑ
	Supply Current in RESET Mode	V <sub>RESET</sub> =V <sub>SS</sub> f <sub>OSC</sub> =8MHz			7	mA
	Supply Current in RUN Mode (2)	V <sub>DD</sub> =5.0V f <sub>INT</sub> =8MHz			7	mA
I <sub>DD</sub>	Supply Current in WAIT Mode (3)	V <sub>DD</sub> =5.0V f <sub>INT</sub> =8MHz			2	mA
	Supply Current in STOP Mode <sup>(3)</sup>	I <sub>LOAD</sub> =0mA V <sub>DD</sub> =5.0V			10	μΑ

#### Notes:

- (1) Hysteresis voltage between switching levels
- (2) All peripherals running
- (3) All peripherals in stand-by

### **6.4 AC ELECTRICAL CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

Cumbal	Parameter	Test Conditions		Value		Unit	
Symbol	Parameter	rest Conditions	Min.	Тур.	Max.	Oilit	
t <sub>REC</sub>	Supply Recovery Time (1)		100			ms	
T <sub>WR</sub>	Minimum Pulse Width (V <sub>DD</sub> = 5V) RESET pin NMI pin		100 100			ns	
T <sub>WEE</sub>	EEPROM Write Time	T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C		5 10	10 20	ms	
Endurance	EEPROM WRITE/ERASE Cycle	Q <sub>A</sub> L <sub>OT</sub> Acceptance	300,000	1 million		cycles	
Retention	EEPROM Data Retention	T <sub>A</sub> = 55°C	10			years	
C <sub>IN</sub>	Input Capacitance	All Inputs Pins			10	pF	
C <sub>OUT</sub>	Output Capacitance	All Outputs Pins			10	pF	

#### Notes

### **6.5 A/D CONVERTER CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

Symbol	Parameter	Test Conditions		Value		Unit
Syllibol	raiailletei	rest conditions	Min.	Тур.	Max.	Oilit
Res	Resolution			8		Bit
A <sub>TOT</sub>	Total Accuracy (1) (2)	f <sub>OSC</sub> > 1.2MHz f <sub>OSC</sub> > 32kHz			±2 ±4	LSB
t <sub>C</sub>	Conversion Time	f <sub>OSC</sub> = 8MHz		70		μs
ZIR	Zero Input Reading	Conversion result when $V_{IN} = V_{SS}$	00			Hex
FSR	Full Scale Reading	Conversion result when $V_{IN} = V_{DD}$			FF	Hex
ADI	Analog Input Current During Conversion	V <sub>DD</sub> = 4.5V			1.0	μА
AC <sub>IN</sub>	Analog Input Capacitance			2	5	pF

#### Notes:

- 1. Noise at  $AV_{DD}$ ,  $AV_{SS}$  <10mV
- 2. With oscillator frequencies less than 1MHz, the A/D Converter accuracy is decreased. .

<sup>1.</sup> Period for which  $V_{DD}$  has to be connected at 0V to allow internal Reset function at next power-up.

### **6.6 TIMER CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

Symbol Parameter		Test Conditions		Unit		
Symbol	Farameter	rest Conditions	Min.	Тур.	Max.	Oill
f <sub>IN</sub>	Input Frequency on TIMER Pin*				<u>fint</u> 8	MHz
t <sub>W</sub>	Pulse Width at TIMER Pin*	$V_{DD} = 3.0V$ $V_{DD} > 4.5V$	1 125			μs ns

Note\*: When available.

### **6.7 SPI CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

Symbol	Parameter	Test Conditions		Value		Unit
Symbol	Farameter	rest Conditions	Min.	Тур.	Max.	Onit
F <sub>CL</sub>	Clock Frequency	Applied on Scl			1	MHz
t <sub>SU</sub>	Set-up Time	Applied on Sin		50		ns
t <sub>h</sub>	Hold Time	Applied onSin		100		ns

### **6.8 LCD ELECTRICAL CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

Symbol	ol Parameter Test Conditions			Value		Unit
Syllibol	raiailletei	rest Conditions	Min.	Тур.	Max.	Offic
V <sub>os</sub>	DC Offset Voltage	V <sub>LCD</sub> = Vdd, no load			50	mV
V <sub>OH</sub>	COM High Level, Output Voltage SEG High Level, Output Voltage	I=100μA, V <sub>LCD</sub> =5V I=50μA, V <sub>LCD</sub> =5V	4.5			
V <sub>OL</sub>	COM Low Level, Output Voltage SEG Low Level, Output Voltage	I=100μA, V <sub>LCD</sub> =5V I=50μA, V <sub>LCD</sub> =5V			0.5	V
$V_{LCD}$	Display Voltage	See Note 2	V <sub>DD</sub> -0.2		10	

#### Notes:

### 6.9 PSS ELECTRICAL CHARACTERISTICS (When available)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Conditions		Value		Unit
Symbol	raiametei	Test Conditions	Min.	Тур.	Max.	Ollic
V <sub>PSS</sub>	PSS pin Input Voltage		Vss		$V_{DD}$	V
I <sub>PSS</sub>	PSS pin Input Current	V <sub>PSS</sub> =5.0V, T <sub>A</sub> = 25°C PSS Running PSS Stopped			350 1	μΑ

<sup>1.</sup> The DC offset refers to all segment and common outputs. It is the difference between the measured voltage value and nominal value for every voltage level.

<sup>2.</sup> An external resistor network is required when VLCD is lower then 4.5V.

### **7 GENERAL INFORMATION**

### 7.1 PACKAGE MECHANICAL DATA

Figure 35. 80-Pin Plastic Quad Flat Package





Figure 36. 80-Pin Ceramic Quad Flat Package



**77** 

## **GENERAL INFORMATION (Cont'd)**

### 7.2 PACKAGE THERMAL CHARACTERISTIC

Symbol	Doromotor	Test Conditions		Value		Unit
Symbol	Parameter	rest Conditions	Min.	Тур.	Max.	Onit
RthJA	Thermal Resistance	PQFP80			70	°C/W
KIIIJA	Thermal Resistance	CQFP80W			70	C/VV

### 7.3 .ORDERING INFORMATION

### Table 30. OTP/EPROM VERSION ORDERING INFORMATION

Sales Type	Sales Type Program Memory (Bytes)		Temperature Range	Package
ST62E40BG1	7948 (EPROM)	16 to 24	0 to 70°C	CQFP80W
ST62T40BQ6	7948 (OTP)	10 10 24	-40 to 85°C	PQFP80

Notes:




## **ST6240B**

## 8-BIT ROM MCU WITH LCD DRIVER, EEPROM AND A/D CONVERTER

- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -40 to +85°C Operating Temperature Range
- Run, Wait and Stop Modes
- 5 Interrupt Vectors
- Look-up Table capability in Program Memory
- Data Storage in Program Memory: User selectable size
- Data RAM: 192 bytes
- Data EEPROM: 128 bytes
- 24 I/O pins, fully programmable as:
  - Input with pull-up resistor
  - Input without pull-up resistor
  - Input with interrupt generation
  - Open-drain or push-pull output
  - Analog Input
  - LCD segments (8 combiport lines)
- 4 I/O lines can sink up to 20mA to drive LEDs or TRIACs directly
- Two 8-bit Timer/Counter with 7-bit programmable prescaler
- Digital Watchdog
- 8-bit A/D Converter with 12 analog inputs
- 8-bit Synchronous Peripheral Interface (SPI)
- LCD driver with 45 segment outputs, 4 backplane outputs and selectable multiplexing ratio.
- 32kHz oscillator for stand-by LCD operation
- Power Supply Supervisor (PSS)
- On-chip Clock oscillator can be driven by Quartz Crystal or Ceramic resonator
- One external Non-Maskable Interrupt
- ST6240-EMU2 Emulation and Development System (connects to an MS-DOS PC via a parallel port).

### **DEVICE SUMMARY**

DEVICE	ROM (Bytes)	I/O Pins
ST6240B	7948	16 to 24



#### PQFP80

(See end of Datasheet for Ordering Information)

Rev. 2.7

July 2001 69/74


### **1 GENERAL DESCRIPTION**

### 1.1 INTRODUCTION

The ST6240B is mask programmed ROM version of ST62T40B OTP devices.

They offer the same functionality as OTP devices, selecting as ROM options the options defined in the programmable option byte of the OTP version.

Figure 1. Programming wave form




### 1.2 ROM READOUT PROTECTION

If the ROM READOUT PROTECTION option is selected, a protection fuse can be blown to prevent any access to the program memory content.

In case the user wants to blow this fuse, high voltage must be applied on the TEST pin.

Figure 2. Programming circuit



Note: ZPD15 is used for overvoltage protection

#### 1.3 ORDERING INFORMATION

The following section deals with the procedure for transfer of customer codes to STMicroelectronics.

#### 1.3.1 Transfer of Customer Code

Customer code is made up of the ROM contents and the list of the selected mask options. The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected mask options are communicated to STMicroelectronics using the correctly filled OP-TION LIST appended. See page 72.

### 1.3.2 Listing Generation and Verification

When STMicroelectronics receives the user's ROM contents, a computer listing is generated from it. This listing refers exactly to the mask which will be used to produce the specified MCU. The listing is then returned to the customer who must thoroughly check, complete, sign and return it to STMicroelectronics. The signed listing forms a

**Table 2. ROM version Ordering Information** 

part of the contractual agreement for the creation of the specific customer mask.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Table 1. ROM Memory Map for ST6240B

ROM Page	Device Address	Description
Page 0	0000h-007Fh 0080h-07FFh	Reserved User ROM
Page 1 "STATIC"	0800h-0F9Fh 0FA0h-0FEFh 0FF0h-0FF7h 0FF8h-0FFBh 0FFCh-0FFDh 0FFEh-0FFFh	User ROM Reserved Interrupt Vectors Reserved NMI Vector Reset Vector
Page 2	0000h-000Fh 0010h-07FFh	Reserved User ROM
Page 3	0000h-000Fh 0010h-07FFh	Reserved User ROM

Sales Type	ROM	I/O	Temperature Range	Package
ST6240BQ1/XXX	7948	16 to 24	0 to +70°C	PQFP80
ST6240BQ6/XXX	7940	16 10 24	-40 to 85°C	PUPPOU

ST6240B MICROCONTROLLER OPTION LIST						
Customer: Address:						
Contact: Phone: Reference:						
STMicroele	ectronics refe	erences:				
Device:		[] ST6240B (8 KB)				
Package:		[] Plastic Quad Flat Package (	Гаре & Reel)			
Temperatur	e Range:	[] 0°C to + 70°C	[] - 40°C to + 85°C			
Marking:		[] Standard marking [] Special marking (ROM only): PQFP80 (10 char. max	· ·			
Authorized	characters are	e letters, digits, '.', '-', '/' and space	es only.			
Timer pull-u	ıp:	[] Enabled	[] Disabled			
Watchdog S	Selection:	[] Software Activation	[] Hardware Activation			
Readout Pro	otection:	[] Enabled:	[] Fuse is blown by STMicroelectronics [] Fuse can be blown by the customer			
NMI pull-up	:	[] Enabled	[] Disabled			
Supply Ope	segments and rating Range requency in th	in the application:				

## **2 SUMMARY OF CHANGES**

Rev.	Main Changes	Date
2.7	Changed ORB register address (CE instead of CD) in section 4.1.5 on page 38.  Updated Table 19 on page 48.  Removed two tables: "oscillator source selection" and "32KHz Division Factor for base frequency selection" (section 4.5 on page 48).  Changed Figure 35 on page 66.  Changed option list (page 72).	July 2001

Notes:

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

 $@2001 \; STM icroelectronics - All \; Rights \; Reserved.$ 

Purchase of  $I^2C$  Components by STMicroelectronics conveys a license under the Philips  $I^2C$  Patent. Rights to use these components in an  $I^2C$  system is granted provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

