TOSHIBA CCD LINEAR IMAGE SENSOR CCD(Charge Coupled Device)

TCD2251D

The TCD2251D is a high sensitive and low dark current 2700 elements × 3 line CCD color image sensor.

The sensor is designed for color scanner.

The device contains a row of 2700 elements x 3 line photodiodes which provide a 12 lines/mm across a A4 size paper. The device is operated by 5V pulse, and 12V power supply.



Number of Image Sensing Elements

: 2700 elements x 3 line

ullet Image Sensing Element Size : $8\mu{
m m}$ by $8\mu{
m m}$ on $8\mu{
m m}$ centers


Photo Sensing Region : High sensitive pn photodiode

Distance Between Photodiode Array : 64μm (8 Lines)

Clock : 2 phase (5V)

Internal Circuit : Sample and Hold circuit, Clamp circuit

Package : 22 pin CerdipColor Filter : Red, Green, Blue




Weight: 4.5g (Typ.)

MAXIMUM RATINGS (Note 1)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Clock Pulse Voltage	V_{ϕ}		V
Shift Pulse Voltage	V _{SH}		V
Reset Pulse Voltage	VRS	0.2.0	V
Sample and Hold	V SP	-0.3~8	V
Pulse Voltage	VSP		"
Clamp Pulse Voltage	VCP		V
Power Supply Voltage	V _{OD}	-0.3~15	V
	V_{DD}	-0.5 15	'
Operating Temperature	T _{opr}	0~60	°C
Storage Temperature	T _{stg}	- 25~85	°C

(Note 1) All voltage are with respect to SS terminals (Ground).


PIN CONNECTIONS



961001EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

CIRCUIT DIAGRAM



PIN NAMES

φ1 A 1	Clock 1 (Phase 1)	SH2	Shift Gate 2
φ2 A 1	Clock 1 (Phase 2)	SH3	Shift Gate 3
ø1A2	Clock 2 (Phase 1)	RS	Reset Gate
φ2A2	Clock 2 (Phase 2)	SP	Sample and Hold Gate
ø1B	Final Stage Clock (phase 1)	CP	Clamp Gate
φ 2 Β	Final Stage Clock (phase 2)	OS1	Signal Output 1 (Green)
SS	Ground	OS2	Signal Output 2 (Blue)
OD	Power (Analog)	OS3	Signal Output 3 (Red)
V_{DD}	Power (Digital)	NC	Non Connection
SH1	Shift Gate 1		

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

OPTICAL / ELECTRICAL CHARACTERISTICS

(Ta = 25°C, V_{OD} = 12V, V_{ϕ} = $V_{\overline{RS}}$ = V_{SH} = $V_{\overline{CP}}$ = 5V (PULSE), f_{ϕ} = 0.5MHz, $f_{\overline{RS}}$ = 1.0MHz, LOAD RESISTANCE = 100k Ω , t_{INT} (INTEGRATION TIME) = 10ms, LIGHT SOURCE = A LIGHT SOURCE + CM500S FILTER (t = 1.0mm))

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Sensitivity (Red)	R _R	4.1	5.8	7.5	V / lx·s	(Note 2)
Sensitivity (Green)	R _G	5.3	7.6	9.8	V / lx·s	(Note 2)
Sensitivity (Blue)	R _B	1.9	2.7	3.5	V / lx·s	(Note 2)
Photo Posponso Non Uniformity	PRNU (1)	_	10	20	%	(Note 3)
Photo Response Non Uniformity	PRNU (3)	_	3	12	mV	(Note 4)
Register Imbalance	RI	_	_	3	%	(Note 5)
Saturation Output Voltage	VSAT	2.0	2.5	_	V	(Note 6)
Saturation Exposure	SE	0.20	0.33	_	lx∙s	(Note 7)
Dark Signal Voltage	V _{DRK}	_	3.0	9.0	mV	(Note 8)
Dark Signal Non Uniformity	DSNU	_	4.0	12.0	mV	(Note 9)
Total Transfer Efficiency	TTE	92			%	
Output Impedance	ZO	_	0.3	1.0	kΩ	
DC Power Dissipation	PD	_	300	400	mW	
DC Signal Output Voltage	Vos	3.0	6.0	8.0	V	(Note 10)
Random Noise	$ND\sigma$	_	1.0	_	mV	(Note 11)

- (Note 2) Sensitivity is defined for each color of signal outputs average when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.
- (Note 3) PRNU (1) is defined for each color on a single chip by the expressions below when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.

PRNU (1) =
$$\frac{\Delta \chi}{\overline{\chi}}$$
 × 100 (%)

Where $\overline{\chi}$ is average of total signal outputs and $\Delta \chi$ is the maximum deviation from $\overline{\chi}$. The amount of the incident light is shown below.

Red =
$$\frac{1}{2}$$
 SE
Green = $\frac{1}{2}$ SE
Blue = $\frac{1}{4}$ SE


(Note 4) PRNU (3) is defined as maximum voltage difference between two adjacent pixels, where measured at 50mV (Typ.).

(Note 5) RI is defined for each color on a single chip by the expressions below when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.


RI =
$$\frac{2699}{\sum_{n=1}^{\infty} |\chi_n - \chi_n + 1|}{2699 \cdot \overline{\chi}} \times 100 (\%)$$

Where χn and $\chi n + 1$ are signal outputs of each pixel. $\overline{\chi}$ is average of signal outputs of all effective pixels.


- (Note 6) V_{SAT} is defined as minimum Saturation Output Voltage of all effective pixels.
- (Note 7) Definition of SE : SE = $\frac{V_{SAT}}{R_{G}}$
- (Note 8) $V_{\mbox{DRK}}$ is defined as average dark signal voltage of all effective pixels.
- (Note 9) DSNU is defined as different voltage between V_{DRK} and V_{MDK} , when V_{MDK} is maximum dark voltage.



(Note 10) DC Signal Output Voltage is defined as follows:



(Note 11) Random noise is defined as the standard deviation (sigma) of the output level difference between two adjacent effective pixels under no illumination (i.e. dark condition) calculated by the following procedure.



- 1) Two adjacent pixels (pixel n and n + 1) in one reading are fixed as measurement points.
- 2) Each of the output levels at video output periods averaged over 200 nanosecond period to get Vn and Vn + 1.
- 3) Vn + 1 is subtracted from Vn to get ΔV .

$$\Delta V = Vn - Vn + 1$$

4) The standard deviation of ΔV is calculated after procedure 2) and 3) are repeated 30 times (30 readings).

$$\overline{\Delta V} = \frac{1}{30} \sum_{i=1}^{30} |\Delta Vi| \qquad \sigma = \sqrt{\frac{1}{30} \sum_{i=1}^{30} (|\Delta Vi| - \overline{\Delta V})^2}$$

- 5) Procedure 2), 3) and 4) are repeated 10 times to get 10 sigma values.
- 6) 10 sigma values are averaged.

$$\overline{\sigma} = \frac{1}{10} \sum_{j=1}^{10} \sigma_j$$

7) $\overline{\sigma}$ value calculated using the above procedure is observed $\sqrt{2}$ times larger than that measured relative to the ground level. So we specify the random noise as follows.

Random noise =
$$\frac{1}{\sqrt{2}} \overline{\sigma}$$


OPERATING CONDITION

CHARACTERIST	IC	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Clock Pulse Voltage	"H"Level	V .	4.5	5.0	5.5	V	
Clock Pulse Voltage	"L" Level	$V_{\phi}A$	0.0	0.0	0.5		
Final Stage Clock Pulse	"H"Level	\/ -	4.5	5.0	5.5	v	
Voltage	"L" Level	V _{φB}	0.0	0.0	0.5		
Shift Dulca Valtage	"H"Level	· V _{SH} -	V <i>∮</i> A"H" – 0.5	VφΑ"H"	Vφ Α" Η "	V	(Note 12)
Shift Pulse Voltage	"L" Level		0.0	0.0	0.5		
Poset Bulse Voltage	"H"Level	VRS	4.5	5.0	5.5	V	
Reset Pulse Voltage	"L" Level		0.0	0.0	0.5		
Sample and Hold Pulse	"H"Level	\/==	4.5	5.0	5.5	V	(Note 13)
Voltage	"L" Level	VSP	0.0	0.0	0.5	V	(Note 13)
Clamp Pulse Voltage	"H"Level	\/==	4.5	5.0	5.5	V	
Clamp Pulse Voltage	"L" Level	VCP	0.0	0.0	0.5	V	
Power Supply Voltage		V_{OD}, V_{DD}	11.4	12.0	13.0	V	


(Note 12) $V\phi A''H''$ means the high level voltage of $V\phi A$ when SH pulse is high level. (Note 13) Supply "L" Level to \overline{SP} terminal when sample and hold circuit is not used.

CLOCK CHARACTERISTICS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Clock Pulse Frequency	f_ϕ	_	0.5	2.5	MHz
Reset Pulse Frequency	fRS	_	1.0	5.0	MHz
Sample and Hold Pulse Frequency	f <u>SP</u>	_	1.0	5.0	MHz
Clamp Pulse Frequency	f <u>CP</u>	_	1.0	5.0	MHz
Clock Capacitance	C_{\phiA}	_	250	350	pF
Final Stage Clock Capacitance	C _{øB}		10	20	pF
Shift Gate Capacitance	CSH	_	20	40	pF
Reset Gate Capacitance	CRS	_	10	20	pF
Sample and Hold Gate Capacitance	CSP	_	10	20	pF
Clamp Gate Capacitance	ССР	_	10	20	pF



TIMING REQUIREMENTS




TIMING REQUIREMENTS (Cont'd)


CHARACTERISTIC	SYMBOL	MIN.	TYP. (Note 14)	MAX.	UNIT
Bulso Timing of SH and 71A	t1	120	1000	_	ns
Pulse Timing of SH and ϕ 1A	t5	200	1000	_	ns
SH Pulse Rise Time, Fall Time	t2, t4	0	50	_	ns
SH Pulse Width	t3	1000	2000	_	ns
ϕ 1, ϕ 2 Pulse Rise Time, Fall Time	t6, t7	0	50	_	ns
RS Pulse Rise Time, Fall Time	t8, t10	0	20	_	ns
RS Pulse Width	t9	30	100	_	ns
CP Pulse Rise Time, Fall Time	t11, t13	0	20	_	ns
CP Pulse Width	t12	30	100	_	ns
Pulse Timing of ϕ 1B, ϕ 2B and $\overline{\sf CP}$	t14	20	40	_	ns
Pulse Timing of RS and CP	t15	0	20	_	ns
SP Pulse Rise Time, Fall Time	t16, t18	0	20	_	ns
SP Pulse Width	t17	40	100	_	ns
Pulse Timing of RS and SP	t19	0	20	_	ns
Video Data Delay Timing (Note 15)	t20, t21	_	60	_	ns
Pulse Timing of SH and CP	t22	0	500		ns

(Note 14) TYP. is the case of f $\overline{\text{RS}}$ = 1.0MHz. (Note 15) Load Resistance is 100k Ω .

TYPICAL SPECTRAL RESPONSE



TYPICAL DRIVE CIRCUIT



CAUTION

1. Window Glass

The dust and stain on the glass window of the package degrade optical performance of CCD sensor.

Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N₂.

Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage.

2. Electrostatic Breakdown

Store in shorting clip or in conductive foam to avoid electrostatic breakdown.

3. Incident Light

CCD sensor is sensitive to infrared light.

Note that infrared light component degrades resolution and PRNU of CCD sensor.


4. Lead Frame Forming

Since this package is not strong against mechanical stress, you should not reform the lead frame. We recommend to use a IC-inserter when you assemble to PCB.

Unit: mm

OUTLINE DRAWING

WDIP22-G-400-2.54A



(Note 1) No. 1 SENSOR ELEMENT (S1) TO EDGE OF PACKAGE.

(Note 2) TOP OF CHIP TO BOTTOM OF PACKAGE.

(Note 3) GLASS THICKNES (n = 1.5)

Weight: 4.5g (Typ.)