

# STV6410

# **AUDIO/VIDEO SWITCH MATRIX**

- I<sup>2</sup>C BUS CONTROL
- STANDBY MODE

#### VIDEO SECTION

- 5 CVBS INPUTS, 4 CVBS OUTPUTS (ONE WITH SELECTABLE CHROMATRAP FILTER)
- 5 Y/C INPUTS, 3 Y/C OUTPUTS
- 6dB GAIN ON ALL CVBS/Y AND C OUTPUTS
- 1 Y/C ADDER
- 2 RGB/FB INPUTS, 1 RGB/FB OUTPUT WITH 6dB ADJUSTABLE GAIN
- VIDEO MUTING ON ALL THE OUTPUTS
- 3 SLOW BLANKING INPUTS/OUTPUTS
- SYNC BOTTOM CLAMP ON ALL CVBS/Y AND RGB INPUTS, AVERAGE ON C INPUTS
- BANDWIDTH: 15MHz
- CROSSTALK: 60dB Typ.

#### **AUDIO SECTION**

- 5 STEREO INPUTS, 4 STEREO OUTPUTS (TWO WITH LEVEL ADJUSTMENT)
- MONO SOUND OUTPUT
- MONO SOUND CAPABILITY ON TV OUTPUTS
- AUDIO MUTING ON ALL THE OUTPUTS



(Plastic Quad Flat Pack)


ORDER CODE: STV6410D

#### **DESCRIPTION**

The STV6410 is a highly integrated I<sup>2</sup>C bus-controlled audio and video switch matrix, optimized for use in digital set-top box applications. It provides all the audio and video routings required in a full three scart set-top box design. It is also fully pin compatible with STV6411, the two scart version.

December 1997 1/20

#### **PIN CONNECTIONS**



#### **PIN LIST**

Pin Number	Symbol	Description	
1	RCOUT_TV	Red/chroma Output, to TV Scart	
2	LOUT_TV	Audio Left Output, to TV Scart	
3	YCVBSOUT_TV	Y/CVBS Output, to TV scart	
4	ROUT_AUX	Audio Right Output, to AUX Scart	
5	COUT_VCR	Chroma Output, to VCR Scart	
6	LOUT_AUX	Audio Left Output, to AUX Scart	
7	YCVBSOUT_VCR	Y/CVBS Output, to VCR Scart	
8	AOUT_RF	Audio (L+R) Output to RF Modulator	
9	VOUT_RF	Video (CVBS) Output to RF Modulator	
10	GNDV3	Video Switches Ground 3	
11	FILTER	Chroma Trap Filter	
12	V <sub>CCV3</sub>	Video Switches Supply 3 (8V)	
13	COUT_AUX	Chroma Output, to AUX Scart	
14	GNDV2	Video Switches Ground 2	
15	YCVBSOUT_AUX	Y/CVBS Output, to AUX Scart	




# PIN LIST (continued)

Pin Number	Symbol	Description
16	$V_{CCV2}$	Video Switches Supply 2 (8V)
17	FBOUT_TV	Fast Blanking Output, to TV Scart
18	FBIN_AUX	Fast Blanking Input, from AUX Scart
19	FBIN_ENC	Fast Blanking Input, from Encoder
20	ADD	I <sup>2</sup> C Bus IC Address Programmation
21	SCL	I <sup>2</sup> C Bus Clock
22	SDA	I <sup>2</sup> C Bus Data
23	V <sub>CC12</sub>	Slow Blanking Power Supply (12V)
24	YCVBSIN_AUX	Y/CVBS Input from AUX Scart
25	SLB_TV	Slow Blanking Input/Ouput from TV
26	YIN_AUX	Y Input, from AUX Scart
27	SLB_VCR	Slow Blanking Input/Ouput from VCR
28	RCIN AUX	Red/Chroma Input, from AUX Scart
29	GNDV1	Video Switches Ground 1
30	GIN_AUX	Green Input, from AUX Scart
31	SLB AUX	Slow Blanking Input/Ouput from AUX
32	BIN_AUX	Blue Input, from AUX Scart
33	V <sub>CCV1</sub>	Video Switches Supply 1 (8V)
34	CVBSIN_STB	CVBS Input from STB
35	LIN AUX	Audio Left Input, from AUX Scart
36	YCVBSIN_ENC	Y/CVBS Input from Encoder
37	RIN_AUX	Audio Right Input, from AUX Scart
38	YIN_ENC	Y Input, from Encoder
39	RIN_STB	Audio Right Input, from STB
40	CIN ENC	Chroma Input, from Encoder
41	LIN_STB	Audio Left Input, from STB
42	RCIN ENC	Red/Chroma Input, from Encoder
43	RIN ENC	Audio Right Input, from Encoder
44	GIN_ENC	Green Input, from Encoder
45	LIN ENC	Audio Left Input, from Encoder
46	BIN_ENC	Blue Input, from Encoder
47	RIN VCR	Audio Right Input, from VCR Scart
48	CIN_VCR	Chroma Input, from VCR Scart
49	LIN VCR	Audio Left Input, from VCR
50	YCVBSIN VCR	Y/CVBS Input from VCR Scart
51	V <sub>REF</sub>	Voltage Reference Decoupling
52	YCVBSIN_TV	Y/CVBS Input, from TV Scart
52	LIN TV	Audio Left Input, from TV Scart
53 54		
	CIN_TV	Chroma Input, from TV Scart
55 56	V <sub>CCA</sub> RIN_TV	Audio Switches Supply (8V)
56		Audio right input, from TV Scart
57	GNDA	Audio Switches Ground
58	ROUT_CINCH	Audio Right Output, to CINCH
59	LOUT_CINCH	Audio Left Output, to CINCH
60	ROUT_VCR	Audio Right Output, to VCR sCart
61	BOUT_TV	Blue Output, to TV Scart
62	LOUT_VCR	Audio Left Output, to VCR Scart
63	GOUT_TV	Green Output, to TV Scart
64	ROUT_TV	Audio Right Output, to TV Scart

6410-01.TBL



#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
$AV_{CC}, VV_{CC}$	Supply voltage for Audio and Video Sections	10	V
Vı	Voltage at pin i to GND. Except SDA, SCL at 5.5V max	0, V <sub>CC</sub>	V
V <sub>CC12</sub>	Supply Voltage for Slow Blanking Sections	13.2	V
V <sub>SLBK</sub>	Voltage at slow blanking pins to GND	0, V <sub>CC12</sub>	V
T <sub>oper</sub>	Operating Ambient Temperature	0, +70	°C
T <sub>stg</sub>	Storage Temperature	-20, +150	°C

#### THERMAL DATA

Symbol	Parameter	Value	Unit
R <sub>th (j-a)</sub>	Junction-ambient Thermal Resistance Max.	68	°C/W

## **ELECTRICAL CHARACTERISTICS**

 $T_{amb} = 25\,^{\circ}\text{C}, \text{AV}_{\text{CC}} = \text{VV}_{\text{CC}} = 8\text{V}, \text{V}_{\text{CC}12} = 12\text{V}, \text{R}_{\text{LOUTA}} = 10\text{k}\Omega, \text{ R}_{\text{GA}} = 600\Omega, \text{ R}_{\text{GV}} = 50\Omega, \text{ R}_{\text{LOUTV}} = 4.7\text{k}\Omega, \text{ unless otherwise specified.}$ 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
AVcc	Audio Operating Supply Voltage		7.5	8	8.5	٧
VVcc	Video Operating Supply Voltage		7.5	8	8.5	٧
V <sub>CC12</sub>	Slow Blanking Control Supply Voltage		11.2	12	12.8	٧
ACTIVE (	all channels ON)					
Icca	Audio Supply Current	AV <sub>CC</sub> = 8V, no input signal		10	15	mΑ
lccv	Video Supply Current (Iccv1 + Iccv2 + Iccv3)	VV <sub>CC</sub> = 8V, no input signal		65	80	mA
I <sub>CC12</sub>	12V Supply Current	V <sub>CC12</sub> = 12V SIBIk input mode SIBIk output mode, no load		0 2.0	2 3	μA mA
STANDB	Y (all channels OFF)					
I <sub>CCAstd</sub>	Audio Supply Current in stand by mode	AV <sub>CC</sub> = 8V		1.2		mA
I <sub>CCVstd</sub>	Video Supply Current in stand by mode (Iccv1 + Iccv2 + Iccv3)	VV <sub>CC</sub> = 8V		9		mA

 $T_{amb} = 25 ^{\circ}C, AV_{CC} = VV_{CC} = 8V, V_{CC12} = 12V, R_{LOUTA} = 10 k\Omega, R_{GA} = 600\Omega, \ R_{GV} = 50\Omega, R_{LOUTV} = 4.7 k\Omega, unless otherwise specified.$ 

Symbol	mbol Parameter Test Conditions			Тур.	Max.	Unit
AUDIO SE	CTION			•		
SVR100	Supply Voltage Rejection	$\begin{array}{l} V_{RIPPLE} = 500 m V_{RMS} \text{ at f} = 100 \text{Hz}, \\ \text{Gain} = 0 \text{dB}, \\ V_{REF} \text{ filter cap} = 47 \mu \text{F} \\ V_{REF} \text{ filter cap} = 220 \mu \text{F} \end{array}$	60	72 82		dB dB
SVR1K	Supply Voltage Rejection	V <sub>RIPPLE</sub> = 500mV <sub>RMS</sub> at f = 1kHz, Gain = 0dB	70	80		dB
V <sub>INDC</sub>	Input DC Level	AV <sub>CC</sub> = 8V		V <sub>CC</sub> /2		V
V <sub>INAC</sub>	Input signal amplitude				2	$V_{RMS}$
R <sub>IN</sub>	Input Resistance		45	55		kΩ
R <sub>INmatch</sub>	Input resistance matching			±1	±10	%
Frange	Bandwith	-3dB, $0.5V_{RMS}$ , $R_L = 10k\Omega$ , $Gain = 0dB$	50			kHz
Flatness	Spread of gain in audio band	0.5V <sub>RMS</sub> , 20Hz to 20kHz, Gain = 0dB			0.5	dB
Cs	Channel Separation (from audio inputs)	$V_{IN} = 0.5V_{RMS}$ , $f = 1kHz$ , on one input,	80	90		dB
	Between L &R of TV outputs	$R_L$ =10kΩ, Gain = 0dB	65	72		dB
Ci	Channel Isolation from video inputs	$V_{IN}$ = 1 $V_{PP}$ , f = 15kHz, on one input, $R_L$ = 10k $\Omega$ , Gain = 0dB	70	85		dB
V <sub>OUT</sub>	Output DC Level	AV <sub>CC</sub> = 8V		V <sub>CC</sub> /2		V
V <sub>OFF</sub>	DC Offset change	Switching between inputs		1	±15	mV
Rout	Output Resistance			60		Ω
eNI	Equivalent Input Voltage Noise	BW = 20Hz, 20kHz, Gain = 0dB		5		μV
G0	0dB Gain	$0.5V_{RMS}$ , $R_L = 10k\Omega$ , $Gain = 0dB$	-0.5		+0.5	dB
G <sub>STEP</sub>	Step of Gain	-14dB to +6dB	1.75	2	2.25	dB
G <sub>MATCH1</sub>	Gain matching between different inputs on one output	$V_{IN} = 0.5V_{RMS}$ , 1kHz, Gain = 0dB	-0.5		0.5	dB
G <sub>MATCH2</sub>	Gain matching between Left/Right outputs of one input channel	$V_{IN} = 0.5V_{RMS}$ , 1kHz, Gain = 0dB	-0.5		0.5	dB
THD	Total Harmonic Distorsion	1kHz, LPF @ 80kHz V <sub>IN</sub> = V <sub>OUT</sub> = 0.5V <sub>RMS</sub> V <sub>IN</sub> = V <sub>OUT</sub> = 2V <sub>RMS</sub>		0.002 0.003	0.05	%
$V_{CL}$	Output clipping Level	THD = 0.2%, 1kHz	2.1	2.25		V <sub>RMS</sub>
$R_L$	Output Load Resistance	$V_{IN} = 1V_{RMS}$ , THD = 0.3%, Gain = 0dB	2	2.25		kΩ
Mute	Mute Suppression	$V_{IN} = 0.5V_{RMS}$ , on one input	90			dB

 $T_{amb} = 25 ^{\circ}C, AV_{CC} = VV_{CC} = 8V, V_{CC12} = 12V, R_{LOUTA} = 10 k\Omega, R_{GA} = 600\Omega, \ R_{GV} = 50\Omega, R_{LOUTV} = 4.7 k\Omega, unless otherwise specified.$ 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VIDEO SECT	TON		•			
$V_{DCIN}$	DC Input Level	Bottom Synch Pulse		2		V
ICLAMP	Clamping current	at V <sub>DCIN</sub> - 400mV	1	2		mA
I <sub>LEAK</sub>	Input Leakage Current	$V_{IN} = V_{DCIN} + 1V$		1	10	μА
C <sub>IN</sub>	Input Capacitance			2		pF
V <sub>IN</sub>	Max Input Signal	VV <sub>CC</sub> = 8V	1.5	2		V <sub>PP</sub>
DYN	Dynamic Output Signal	VV <sub>CC</sub> = 8V	3	4		V <sub>PP</sub>
BW	Bandwidth at -3dB Y/CVBS RGB Y/C mixer (on RF out)	$ \begin{array}{c} V_{IN} = 1 V_{PP} \\ V_{IN} = 1 V_{PP} \\ V_{INY} = 1 V_{PP}, \ V_{INC} = muted \end{array} $	15 15 10	18 18 15		MHz MHz MHz
СТ	Crosstalk Isolation between Channels	V <sub>IN</sub> = 1V <sub>PP</sub> at f = 5MHz, on one input	50	60		dB
R <sub>OUT</sub>	Output Resistance			50		Ω
G <sub>RGB</sub>	Gain at RGB outputs	V <sub>IN</sub> = 1V <sub>PP</sub> , gain set to 6dB	5.5	6	6.5	dB
G <sub>RGBM</sub>	Gain matching between R, G, B	V <sub>IN</sub> = 1V <sub>PP</sub> , gain set to 6dB	-0.3	0	0.3	dB
G <sub>RGBSTEP</sub>	Step of Gain	3dB to 6dB	0.75	1	1.25	dB
G <sub>YCVBS</sub>	Gain on Y/CVBS channels	$V_{IN} = 1V_{PP}$	5.5	6	6.5	dB
G <sub>YCVBSM</sub>	Gain matching between Y, CVBS inputs	$V_{IN} = 1V_{PP}$	-0.5	0	0.5	dB
DC <sub>OUT</sub>	DC Output Voltage	Bottom sync pulse	1.1	1.3		٧
DC <sub>OUT RF</sub>	RF Output Voltage	Bottom sync pulse	1.5	1.8		٧
DPHI	Differential Phase	$V_{IN} = 1V_{PP}, 4.43MHz$		0.7		۰
DG	Differential Gain	V <sub>IN</sub> = 1V <sub>PP</sub> , 4.43MHz		0.4		%
Mute	Mute Suppression	V <sub>IN</sub> = 1V <sub>PP</sub> at f = 5MHz, on one input	-55			dB
I <sub>VOUT</sub>	Output current	V <sub>OUT DC</sub> @ +1V	1.5	2.5		mA
CHROMA SE	CTION					
$V_{DCIN}$	DC Input Level			3		V
R <sub>IN</sub>	Input Resistance		45	55		kΩ
C <sub>IN</sub>	Input Capacitance			2		pF
V <sub>IN</sub>	Max Input Signal		1.5	2		V <sub>PP</sub>
Dyn	Dynamic Output Signal		3	3.8		V
DC <sub>OUT</sub>	DC Output Voltage		1.9	2.3		V
CBW	Chroma Bandwidth	C <sub>IN</sub> = 1V <sub>PP</sub> at - 3dB	10	19		MHz
СТ	Crosstalk Isolation between Channel	V <sub>IN</sub> = 1V <sub>PP</sub> at f = 5MHz, on one input		52		dB
R <sub>OUT</sub>	Output Resistance			50		Ω
G <sub>OUTC</sub>	Gain at OUTC	$V_{IN} = 1V_{PP}$	5.5	6	6.5	dB
G <sub>CM</sub>	Gain matching between C inputs	V <sub>IN</sub> = 1V <sub>PP</sub>	-0.5	0	0.5	dB
Mute	Mute Suppression	V <sub>IN</sub> = 1V <sub>PP</sub> at f = 5MHz, on one input	55			dB
CtoYdel	Chroma to luma delay,source Y/C	Pin other than RF_OUT 1, V <sub>PP</sub> @ 5MHz		±4	±20	ns
CtoYdel	Chroma to luma delay,source Y/C	Pin RF_OUT		±4	±20	ns

SGS-THOMSON MICROELECTRONICS

 $T_{amb} = 25 ^{\circ}C, AV_{CC} = VV_{CC} = 8V, V_{CC12} = 12V, R_{LOUTA} = 10 k\Omega, R_{GA} = 600\Omega, \ R_{GV} = 50\Omega, R_{LOUTV} = 4.7 k\Omega, R_{LOUTV} = 4.$ unless otherwise specified.

unicos otne	TWISC Specifica.					
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
SLOW BLAN	IKING SECTION					
INPUT (Inp	ut mode V <sub>CC8</sub> = 8V ±5%)					
SLBlow	Input Low Level Threshold		2.5	3.25	4	٧
SLBhigh	Input High Level Threshold		7.5	8.25	9	٧
I <sub>I</sub>	Input current			50	100	μΑ
OUTPUT (C	Output mode $V_{CC12}$ = 12V ±5%, $V_{CC8}$ = 8V	$\pm$ 5%, R <sub>LOAD</sub> > 10k $\Omega$ )				
SLBLOW	Output Low Level (int. TV)		0	0.02	1.5	V
SLBMED	Output Med Level (ext. 16/9)		5	5.75	6.5	٧
SLBHIGH	Output High Level (ext. 4/3)		10	11	12	٧
FAST BLAN	KING SECTION					
INPUT (Inp	ut mode $V_{CCV} = 8V \pm 5\%$ )					
FBlow/high	Input Low/High Level Threshold		0.4	0.60	0.9	٧
I <sub>IN</sub>	Input current			2	10	μΑ
OUTPUT (C	Output mode $V_{CCV} = 8V \pm 5\%$ , $R_{LOAD} > 1kC$	2)		•	•	
FB <sub>LOW</sub>	Output Low Level	I <sub>IN</sub> = 1.0mA I <sub>IN</sub> = 0.2mA	0		0.7 0.3	V V
FB <sub>HIGH</sub>	Output High Level	I <sub>OUT</sub> = 1.0mA	3.6	4	4.4	٧
FB <sub>DEL</sub>	Fast blanking to RGB delay	at 50% on digital RGB transients, at 2.7V <sub>ON</sub> FB rise transient, at 1.5V on FB fall C <sub>LOAD</sub> = 10pF max		30		ns
FB <sub>TRANS</sub>	Fast Blanking transitions at FB output Rise Time Fall Time	C <sub>LOAD</sub> = 10pF max between 10% and 90% between 90% and 10%		30 30		ns ns
ADDRESS S	ELECTION INPUT					
ADDsel_L	Address selection low level			0	0.2	V
ADDsel_H	Address selection high level		4		V <sub>CC</sub> (8V)	٧
I <sub>LEAK</sub>	Leakage Current				10	μА

 $T_{amb} = 25 ^{\circ}C, AV_{CC} = VV_{CC} = 8V, V_{CC12} = 12V, R_{LOUTA} = 10 k\Omega, R_{GA} = 600\Omega, \ R_{GV} = 50\Omega, R_{LOUTV} = 4.7 k\Omega, R_{LOUTV} = 4.$ unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
<sup>12</sup> C BUS C	HARACTERISTICS					<u> </u>
SCL						
V <sub>IL</sub>	Low Level Input Voltage		-0.3		1.5	V
V <sub>IH</sub>	High Level Input Voltage		3		5.5	V
ILI	Input Leakage Current	$V_{IN} = 0 \text{ to } 4.5V$	-10		10	μА
f <sub>SCL</sub>	Clock Frequency		0		100	kHz
t <sub>R</sub>	Input Rise Time	1.5V to 3V			1	μs
t <sub>F</sub>	Input Fall Time	1.5V to 3V			300	ns
Cı	Input Capacitance				10	рF
SDA						
V <sub>IL</sub>	Low Level Input Voltage		-0.3		1.5	V
$V_{IH}$	High Level Input Voltage		3		5.5	V
ILI	Input Leakage Current	$V_{IN} = 0 \text{ to } 4.5V$	-10		10	μΑ
Cı	Input Capacitance				10	рF
t <sub>R</sub>	Input Rise Time	1.5V to 3V			1	μs
t <sub>F</sub>	Input Fall Time	1.5V to 3V			300	ns
$V_{OL}$	Low level Output Voltage	I <sub>OL</sub> = 3mA			0.4	V
t⊧	Output Fall Time	3V to 1.5V			250	ns
CL	Load Capacitance				400	рF
TIMING		•				
t <sub>LOW</sub>	Clock Low Period		4.7			μs
t <sub>HIGH</sub>	Clock High Period		4			μs
t <sub>SU,DAT</sub>	Data Set-up Time		250			ns
t <sub>HD,DAT</sub>	Data Hold Time		0		340	ns
t <sub>su,sto</sub>	Set-up Time from Clock High to Stop		4			μs
t <sub>BUF</sub>	Start Set-up Time following a Stop		4.7			μs
t <sub>HD,STA</sub>	Start Hold Time		4			μs
t <sub>SU,STA</sub>	Start Set-up Time following Clock Low to High Transition		4.7			μs

#### I<sup>2</sup>C BUS SELECTION

Data transfers follow the usual I2C format: after the start condition (S), a 7-bit slave address is sent, followed by an eighth bit which is a data direction bit (W). A 8-bit subadress is sent to select a register, followed by a 8-bit data word to put in it.

The IC's I2C bus decoder permits the automatic incrementation mode in write mode.

#### String Format

Write only mode (S: start condition, P: stop condition, A: acknowledge)

s	SLAVE ADDRESS	0	Α	SUBADDRESS	Α	DATA	Α	Р
---	---------------	---	---	------------	---	------	---	---

#### Read only mode

s	SLAVE ADDRESS	1	Α	DATA	Α	Р	
---	---------------	---	---	------	---	---	--

#### Slave Address

Address	A6	<b>A</b> 5	A4	А3	<b>A</b> 2	A1	A0
Value	1	0	0	1	0	1	Х

#### Auto Increment Mode

s	SLAVE ADDRESS	0	Α	SUBADDRESS	Α	DATA0	Α	DATA1	Α		DATAN	Α	Р	l
---	---------------	---	---	------------	---	-------	---	-------	---	--	-------	---	---	---

#### I<sup>2</sup>C Bus Address

Write Address : 1001 01X0 Read Address : 1001 01X1

Address Selection Pin Grounded : X = 0, write address = 94HEX, read address = 95HEX Address Selection Pin to Supply : X = 1, write address = 96HEX, read address = 97HEX

#### Input Signals Summary (Write Mode)

Reg. Address (HEX)	DATA D7	DATA D6	DATA D5	DATA D4	DATA D3	DATA D2	DATA D1	DATA DO
00	TV Aud	dio Level Adju	stment	0/6dBGain	Mon/Ster	TV Au	udio Outputs d	ontrol
01	Cinch A	udio Level Adj	justment	0/6dBGain	Not used	Cinch A	Audio Outputs	control
02	Not used		AUX A	udio Outputs	control	VCR A	udio Outputs	control
03	Not used	TV chroma mute	Y/CVBS & C	Chroma TV ou	tputs control	TV RF ou	put control	TV R/C ouput control
04	TV RGB out	tputs control	TV FB Out	put control	RGB	Gain	R/Csub AUX Clamp	R/Csub Encoder Clamp
05	AUX Chroma Mute		AUX Y/CVBS a ma Outputs c		VCR Chroma Mute		/CR Y/CVBS ma Outputs c	
06	Not used	Not used		lanking SCART		lanking SCART		lanking CART
07	VCR Output OFF	AUX Output OFF	TV Output OFF	ENCOD Clamp disable	TV Clamp disable	ASTB Clamp disable	VCR Clamp disable	AUX Clamp disable
08	Not used	Not used	Not used	Not used	Not used	Not used	RF Mod Output OFF	CINCH Output OFF

Not used data must be put to "0"

10/20 SGS-THOMSO

Input Signals (Write Mode)
Data Byte

## TV Audio Output

Register		1				Da	ıta				
Address (HEX)	Description	Bits	d7	d6	d5	d4	d3	d2	d1	d0	Comments
00	Audio Output selection	3	Х	Х	Х	Х	Х	0	0	0	Muted
			Х	Х	Х	Х	Х	0	0	1	AUX inputs selected
			Х	Х	Х	Х	Х	0	1	0	VCR inputs selected
			Х	Х	Х	Х	Х	0	1	1	ASTB inputs selected
			Х	Х	Х	Х	Х	1	0	0	NOT ALLOWED
			Х	Х	Х	Х	Х	1	0	1	Encoder inputs selected
			Х	X	Х	Х	Х	1	1	0	NOT ALLOWED
			Х	Х	Х	Х	Х	1	1	1	NOT ALLOWED
	Stereo or Mono Mode	1	Х	X	Х	X	0	X	Х	X	0 = Stereo
			Х	Х	Х	Х	1	Х	Х	Х	1 = Mono
	6dB Extra Gain	1	Х	Х	Х	0	Х	Х	Х	Х	0 = 0dB
			Х	Х	Х	1	Х	Х	Х	Х	1 = +6dB
	Level Adjustment	3	0	0	0	Х	Х	Х	Х	Х	0dB Adjustment
			1	1	1	X	Х	Х	Х	Х	-14dB Adjustment (-2dB/step)

# Audio Cinch Output

Register						Da	ıta				
Address (HEX)	Description	Bits	d7	d6	d5	d4	d3	d2	d1	d0	Comments
01	Audio Output Selection	3	Х	Х	Х	Х	Х	0	0	0	Muted
			Х	Х	Х	Х	Х	0	0	1	AUX inputs selected
			Х	Х	Х	Х	Х	0	1	0	VCR inputs selected
			Х	Х	Х	Х	Х	0	1	1	ASTB inputs selected
			Х	Х	Х	Х	Х	1	0	0	TV inputs selected
			Х	Х	Х	Х	Х	1	0	1	Encoder input selected
			Х	Х	Х	Х	Х	1	1	0	NOT ALLOWED
			Х	Х	Х	Χ	Х	1	1	1	NOT ALLOWED
	6dB Extra Gain	1	Х	Х	Х	0	Х	Х	Х	Х	0 = 0dB
			Х	Х	Х	1	Х	Х	Х	Х	1 = +6dB
	Level Adjustment	3	0	0	0	Х	Х	Х	Х	Х	0dB Adjustment
			1	1	1	Х	Х	Х	Х	Х	-14dB Adjustment (-2dB/step)

# VCR And AUX Audio Outputs Selection

Register	<b>-</b>					Da	ita				
Address (HEX)	Description	Bits	d7	d6	d5	d4	d3	d2	d1	d0	Comments
02	VCR Audio Output Selection	3	X	Х	Х	Х	Х	0	0	0	Muted
			Х	Х	Х	Х	Χ	0	0	1	AUX inputs selected
			Х	Х	Х	Х	Х	0	1	0	NOT ALLOWED
			Х	Х	Х	Х	Х	0	1	1	ASTB inputs selected
			Х	Х	Х	Х	Х	1	0	0	TV inputs selected
			Х	Х	Х	Х	Х	1	0	1	Encoder inputs selected
			Х	Х	Х	Х	Х	1	1	0	NOT ALLOWED
			Х	Х	Х	Х	Х	1	1	1	NOT ALLOWED
	AUX Audio Output Selection	3	Х	Х	0	0	0	Х	Х	Х	Muted
			X	X	0	0	1	X	X	X	NOT ALLOWED
			Х	Х	0	1	0	Х	Х	Х	VCR inputs selected
			Х	Х	0	1	1	Х	Х	Х	ASTB inputs selected
			Х	Х	1	0	0	Х	Х	Х	TV inputs selected
			Х	Х	1	0	1	Х	Х	Х	Encoder inputs selected
			Х	Х	1	1	0	Х	Х	Х	NOT ALLOWED
			Х	Х	1	1	1	Х	Х	Х	NOT ALLOWED

# TV Video Output

Register						Da	ita				
Address (HEX)	Description	Bits	d7	d6	d5	d4	d3	d2	d1	d0	Comments
03	R/C TV Output Selection	1	Х	X	Х	Х	Х	Х	X	0	Red signal selected
			Х	Х	Х	Х	Х	Х	Х	1	Chroma signal selected
	RF output : adder control	2	Х	Х	Х	Х	Х	Х	0	Х	CVBS to RF output
	and chroma subcarrier filter selection		Х	Х	Х	Х	Х	Х	1	Х	Y+C to RF output
			Х	Х	Х	Х	Х	0	Х	Х	Filter not active
			Х	Х	Х	Х	Х	1	Х	Х	Filter active
	Y/CVBS output and	3	Х	Х	0	0	0	Х	Х	Х	Y/CVBS & chroma muted
	chroma signal selection		Х	Х	0	0	1	Х	Х	Х	Y/CVBS_AUX & R/C_AUX
			Х	Х	0	1	0	Х	Х	Х	Y_AUX & R/C_AUX
			Х	Х	0	1	1	Х	Х	Х	Y/CVBS_VCR & C_VCR
			Х	Х	1	0	0	Х	Х	Х	CVBS_ASTB & Chr. muted
			Х	Х	1	0	1	Х	Х	Х	Y/CVBS_ENC & R/C_ENC
			Х	Х	1	1	0	Х	Х	Х	Y_ENC & C_ENC
			Х	Х	1	1	1	Х	Х	Х	NOT ALLOWED
	Chroma switch muting	1	Х	0	Х	Х	Х	Х	Х	Х	Chroma Output controlled by d5-d4-d3 from register 03.
			Х	1	Х	Х	Х	Х	Х	Х	Chroma Output forced to mute.
04	ENCODER R/Csub Clamp	1	Х	Х	Х	Х	Х	Х	Х	0	Bottom Level Clamp
			Х	Х	Х	Х	Х	Х	Х	1	Average Level Clamp
	AUX R/Csub Clamp	1	Х	Х	Х	Х	Х	Х	0	Х	Bottom Level Clamp
			Х	Х	Х	X	Х	Х	1	Х	Average Level Clamp
	RGB output Gain	2	Х	Х	Х	Х	0	0	Х	Х	+6dB gain
			Х	Х	Х	Х	1	1	Х	Х	+3dB gain (1dB/Step)
	FB Output	2	Х	Х	0	0	Х	Х	Х	Х	FB forced to low level
			Х	Х	0	1	Х	Х	Х	Х	FB forced to high level
			Х	Х	1	0	Х	Х	Х	Х	FB from Encoder
			Х	Х	1	1	Х	Х	Х	Х	FB from AUX
	RGB ouputs selection	2	0	0	Х	Х	Х	Х	Х	Х	Muted
			0	1	Х	Х	Х	Х	Х	Х	RGB_Encoder selected
			1	0	Х	Х	Х	Х	Х	Х	RGB_AUX selected
			1	1	Х	Х	Х	Х	Х	Х	NOT ALLOWED



# VCR And AUX Video Outputs

Register		<b>_</b>				Da	ıta				
Address (HEX)	Description	Bits	d7	d6	d5	d4	d3	d2	d1	d0	Comments
05	VCR Y/CVBS & Chroma	3	X	Х	Х	Х	Х	0	0	0	Y/CVBS & chroma muted
	Outputs Selection		Х	Х	Х	Х	Х	0	0	1	Y/CVBS_AUX & R/C_AUX
			X	Х	Х	Х	Х	0	1	0	Y_AUX & R/C_AUX
			Х	Х	Х	Х	Х	0	1	1	NOT ALLOWED
			Х	Х	Х	Х	Х	1	0	0	CVBS_ASTB & Chr. muted
			X	Х	Х	Х	Х	1	0	1	Y/CVBS_ENC & R/C_ENC
			Х	Х	Х	Х	Х	1	1	0	Y_ENC & C_ENC
			Х	Х	Х	Х	Х	1	1	1	Y/CVBS_TV & C_TV
	VCR Chroma Output Muting	1	Х	Х	Х	Х	0	Х	Х	Х	Chroma Output controlled by d2-d1-d0 from register 05.
			Х	Х	Х	Х	1	Х	Х	Х	Chroma Output forced to mute.
	AUX Video Output	3	Х	0	0	0	Х	Х	Х	Х	Y/CVBS & chroma muted
	Selection		Х	0	0	1	Х	Х	Х	Х	NOT ALLOWED
			Х	0	1	0	Х	X	Х	Х	NOT ALLOWED
			Х	0	1	1	Х	Χ	Х	Х	Y/CVBS_VCR & C_VCR
			Х	1	0	0	Х	Х	Х	Х	CVBS_ASTB & Chr. muted
			Х	1	0	1	Х	Х	Х	Х	Y/CVBS_ENC & R/C_ENC
			Х	1	1	0	Х	Х	Х	Х	Y_ENC & C_ENC
			Х	1	1	1	Х	Χ	Х	Х	Y/CVBS _TV & C_TV
	AUX Chroma Output Muting	1	0	Х	X	X	Х	X	Х	Х	Chroma Output controlled by d6-d5-d4 from register 05.
			1	Х	Х	Χ	Х	Х	Х	Х	Chroma Output forced to mute.

# Slow Blanking Switches

Register						Da	ıta				
Address (HEX)	Description	Bits	d7	d6	d5	d4	d3	d2	d1	d0	Comments
06	Slow Blanking TV SCART	2	Х	Х	Х	Х	Х	Х	0	0	Input mode
			X	Х	Х	Х	Х	Х	0	1	Output < 2V
			Х	Х	Х	Х	Х	Х	1	0	Output 16/9 format
			Х	Х	Х	Х	Х	Х	1	1	Output 4/3 format
	Slow Blanking VCR SCART	2	Х	Х	Х	Х	0	0	Х	Х	Input mode
			Х	Х	Х	Х	0	1	Х	Х	Output < 2V
			Х	Х	Χ	Х	1	0	Χ	Х	Output 16/9 format
			Х	Х	Х	Х	1	1	Χ	Х	Output 4/3 format
	Slow Blanking AUX SCART	2	Х	Х	0	0	Х	Х	Х	Х	Input mode
			Х	Х	0	1	Х	Х	Х	Х	Output < 2V
			Х	Х	1	0	Х	Х	Х	Х	Output 16/9 format
			X	Х	1	1	Х	Х	Х	Х	Output 4/3 format

SGS-THOMSON MICROELECTRONICS

# Standby Modes Selection

Register						Da	ata				
Address (HEX)	Description	Bits	d7	d6	d5	d4	d3	d2	d1	d0	Comments
07	AUX Clamps Disabling	1	Х	Х	×	Х	X	Х	Х	0	Clamp Active
			Х	Х	Х	Х	Х	Х	Х	1	Clamp Disabled
	VCR Clamps Disabling	1	Х	Х	Х	Х	Х	Х	0	Х	Clamp Active
			Х	Х	Х	Х	Х	Х	1	Х	Clamp Disabled
	ASTB Clamps Disabling	1	Х	Х	Х	Х	Х	0	Х	Х	Clamp Active
			Х	Х	Х	Х	Х	1	Х	Х	Clamp Disabled
	TV Clamps Disabling	1	Х	Х	Х	Х	0	Х	Х	Х	Clamp Active
			X	Х	Х	Х	1	X	Х	Х	Clamp Disabled
	Encoder Clamps Disabling	1	X	Х	Х	0	Х	Х	Х	Х	Clamp Active
			X	X	X	1	Х	X	Х	Х	Clamp Disabled
	TV/RGB Output Disabling	1	X	X	0	Х	X	X	Х	Х	Audio & Video Outputs ON
			X	Х	1	Х	Х	X	Х	Х	Audio & Video Outputs OFF
	AUX Output Disabling	1	X	0	X	Х	Х	X	Х	Х	Audio & Video Outputs ON
			Х	1	Х	Х	Х	Х	Х	Х	Audio & Video Outputs OFF
	VCR Output Disabling	1	0	Х	Х	Х	Х	Х	Х	Х	Audio & Video Outputs ON
			1	Х	Х	Х	Х	Х	Х	Х	Audio & Video Outputs OFF
80	CINCH Output Disabling	1	X	X	Х	Х	Х	X	Х	0	CINCH Output ON
			Х	Х	Х	Х	Х	Х	Х	1	CINCH Output OFF
	RF MOD Output Disabling	1	Х	Х	Х	Х	Х	Х	0	Х	RF MOD Output ON
			Х	Х	Х	Х	Х	Х	1	Х	RF MOD Output OFF

# Output Signals (Read Mode) Data Byte

Register						Da	ata				Commente
Address (HEX)	Description	Bits	d7	d6	d5	d4	d3	d2	d1	d0	Comments
	Slow Blanking TV SCART	2	Х	Х	Х	Х	Х	Х	0	1	Input < 2V
			Х	Х	Х	Х	Х	Х	1	0	Input 16/9 format
			X	Х	Х	Х	Х	Х	1	1	Input 4/3 format
	Slow Blanking VCR SCART	2	X	Х	Х	Х	0	1	Х	Х	Input < 2V
			Х	Х	Х	Х	1	0	Х	Х	Input 16/9 format
			X	Х	Х	Х	1	1	Х	Х	Input 4/3 format
	Slow Blanking AUX SCART	2	Х	Х	0	1	Х	Х	Х	Х	Input < 2V
			Х	Х	1	0	Х	Х	Х	Х	Input 16/9 format
			X	Х	1	1	Х	Х	Х	Х	Input 4/3 format



## Power-on Reset - Bus Register Initial Conditions

Power on reset is active when the power supply voltage is below (Tbf) volts.

Not significant bits (X) are preset to "0"

Register				DA	TA				
Address HEX	d7	d6	d5	d4	d3	d2	d1	d0	COMMENTS
00	0	0	0	0	0	0	0	0	Audio TV Output Muted, Stereo Mode, 0dB Gain, 0dB Gain Adjustment.
01	0	0	0	0	0	0	0	0	Audio Cinch Output Muted,0 dB Gain, 0dB Gain Adjustment.
02	0	0	0	0	0	0	0	0	Audio VCR Output Muted, Audio AUX Output Muted.
03	0	0	0	0	0	0	0	0	Red signal selected on R/C_TV output, CVBS to RF ouput,TV video and chroma switches muted, Chroma ouput controlled by d5-d4-d3 from register 03.
04	0	0	0	0	0	0	0	0	Encoder R/Csub Bottom Level Clamp, AUX R/Csub Bottom Level Clamp, RGB Outputs 6dB Gain, FB Output forced to 0V, RGB outputs muted.
05	0	0	0	0	0	0	0	0	VCR Video and chromaswitches Muted, VCR Chroma Output controlled by d2-d1-d0 from register 05,AUX Video and chroma switches Muted, AUX Chroma Output controlled by d6-d5-d4 from register 05.
06	0	0	0	0	0	0	0	0	TV SCART Slow Blanking Input Mode, VCR SCART Slow Blanking Input Mode, AUX SCART Slow Blanking Input Mode.
07	0	0	0	0	0	0	0	0	AUX, VCR, ASTB, TV, ENCODER Clamps Active; TV/RGB, AUX, VCR Outputs ON.
08	0	0	0	0	0	0	0	0	Cinch, RF Mod Outputs ON.

#### **INPUT/OUTPUT GROUPS**

**Figure 1 :** Bottom Clamped Video Inputs (Pins 24, 26, 30, 32, 34, 36, 38, 44, 46, 50, 52)




Figure 3: Audio Inputs (5 Stereo) (Pins 35-37, 39-41, 47-49, 53-56)




Figure 5: Trap Filter (Pin 11)




Figure 2: Average Clamped Video Inputs (Pins 40, 48, 54)






Figure 4: Audio Outputs (4 Stereo +1) (Pins 58, 59, 60-62, 4-6, 8)



**Figure 6 :** Video Outputs (Pins 61, 63, 1, 3, 5, 7, 9, 13,15)



## **INPUT/OUTPUT GROUPS** (continued)

Figure 7: V<sub>REF</sub> External Capacitor (Pin 51)




Figure 9: Input Fast Blanking (Pins 18, 19)




Figure 11: I<sup>2</sup>C Bus (Add) (Pin 20)




Figure 8: Slow Blanking (Pins 25, 27, 31)




Figure 10: Output Fast Blanking (Pin 17))






Figure 12: I<sup>2</sup>C Bus (SCL) (Pin 21)




### **INPUT/OUTPUT GROUPS** (continued)

Figure 13: I<sup>2</sup>C Bus (SDA) (Pin 22)




#### **APPLICATION DIAGRAM**



SGS-THOMSON MICROELECTRONICS

#### PACKAGE MECHANICAL DATA

64 PINS - PLASTIC QUAD FLAT PACK (TQFP)



PMTQFP64.EPS

Dimension		Millimeters			Inches	
Differsion	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
В	0.18	0.23	0.28	0.007	0.009	0.011
С	0.12	0.16	0.20	0.0047	0.0063	0.0079
D		12.00			0.472	
D1		10.00			0.394	
D3		7.50			0.295	
е		0.50			0.0197	
E		12.00			0.472	
E1		10.00			0.394	
E3		7.50			0.295	
L	0.40	0.60	0.75	0.0157	0.0236	0.0295
L1		1.00			0.0393	
K		•	0°(min.)	, 7°(max.)	•	•

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

#### © 1997 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in a I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

#### SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.