



Z80C CPU CMOS VERSION

- THE INSTRUCTION SET CONTAINS 158 IN-STRUCTIONS. THE 78 INSTRUCTIONS OF THE 8080A ARE INCLUDED AS A SUBSET; 8080A AND Z80 SOFTWARE COMPATIBILITY IS MAINTAINED
- 8 MHz, 6 MHz AND 4 MHz CLOCKS FOR THE Z80CH, Z80CB AND Z80CA, THE Z80C CPU, RESULT IN RAPID INSTRUCTION EXECUTION WITH CONSEQUENT HIGH DATA THROUGHPUT
- THE EXTENSIVE INSTRUCTION SET IN-CLUDES STRING, BIT, BYTE, AND WORD OPERATIONS. BLOCK SEARCHES AND BLOCK TRANSFERS TOGETHER WITH IN-DEXED AND RELATIVE ADDRESSING RE-SULT IN THE MOST POWERFUL DATA HANDLING CAPABILITIES IN THE MICRO-COMPUTER INDUSTRY
- THE Z80C MICROPROCESSORS AND ASSO-CIATED FAMILY OF PERIPHERAL CONTROL-LERS ARE LINKED BY A VECTORED INTERRUPT SYSTEM. THIS SYSTEM MAY BE DAISY-CHAINED TO ALLOW IMPLEMENTA-TION OF A PRIORITY INTERRUPT SCHEME. LITTLE, IF ANY, ADDITIONAL LOGIC IS RE-QUIRED FOR DAISY-CHAINING
- DUPLICATE SETS OF BOTH GENERAL-PUR-POSE AND FLAG REGISTERS ARE PRO-VIDED. **EASING** THE DESIGN SYSTEM OPERATION OF SOFTWARE THROUGH SINGLE-CONTEXT SWITCHING. BACKGROUND-FOREGROUND GRAMMING, AND SINGLE-LEVEL INTER-RUPT PROCESSING, IN ADDITION, TWO 16-BIT INDEX REGISTERS FACILITATE PRO-GRAM PROCESSING OF TABLES AND AR-RAYS
- THERE ARE THREE MODES OF HIGH SPEED INTERRUPT PROCESSING: 8080 SIMILAR, NON-Z80 PERIPHERAL DEVICE, AND Z80 FAMILY PERIPHERAL WITH OR WITHOUT DAISY CHAIN
- ON-CHIP DYNAMIC MEMORY REFRESH COUNTER
- SINGLE 5 V ± 10 % POWER SUPPLY
- LOW POWER CONSUMPTION:
 - 9 mA TYP, AT 4 MHz
 - 15 mA TYP. AT 6 MHz

- _ 20 mA TYP. AT 8 MHz
- LESS THAN 10 μA IN POWER DOWN MODE
- EXTENDED OPERATING TEMPERATURE
 - 40 °C TO + 85 °C






September 1988

DESCRIPTION

Z80 CMOS Family is fabricated using SGS-THOM-SON' CMOS Silicon Gate Technology, which provides low power operation and high performance.

The Z80C CPU is third-generation single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second-and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible

Figure 1: Dual in Line Pin Configuration.



to the programmer. The alternate set allows operation in foreground-background mode or it may be reserved for very fast interrupt response.

The Z80C also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register.

The CPU is easy to incorporate into a system since it requires only a single + 5 V power source, all output signals are fully decoded and timed to control standard memory or peripheral circuits, and is supported by an extensive family of peripheral controllers. The internal block diagram (figure 3) shows the primary functions of the Z80C processors. Subsequent text provides more detail on the Z80C I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.

Figure 2: Chip Carrier Pin Configuration.





Figure 3: CPU Block Diagram.



CPU REGISTERS

Figure 4 shows three groups of registers within the CPU. The first group consists of duplicate sets of 8-

bit registers: a principal set and an alternate set (designated by '[prime], e.g., A'). Both sets consist


Figure 4: CPU Registers.

- 8 Bits -----→

Main Register Set

Alternate Register Set

| A Accumulator | F Flag Register | A' Accumulator | F' Flag Register |
|-------------------|-------------------|--------------------|--------------------|
| B General Purpose | C General Purpose | B' General Purpose | C' General Purpose |
| D General Purpose | E General Purpose | D' General Purpose | E' General Purpose |
| H General Purpose | L General Purpose | H' General Purpose | L' General Purpose |



INTERRUPT FLIP-FLOPS STATUS



INTERRUPT MODE FLIP-FLOPS

| IMFa | IMFь | |
|------|------|------------------|
| 0 | 0 | INTERRUPT MODE 0 |
| 0 | 1 | NOT USED |
| 1 | 0 | INTERRUPT MODE 1 |
| 1 | 1 | INTERRUPT MODE 2 |

SGS-THOMSON MICROELECTRONICS

of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus and additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.

INTERRUPTS: GENERAL OPERATION

The <u>CPU</u> accepts two interrupt input signals: NMI and INT. The NMI is a <u>non-maskable</u> interrupt and has the highest priority. INT is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. INT can be connected to multiple peripheral devices in a wired-OR configuration.

Table 1. CPU Registers

The Z80C has a single response mode for interrupt service for the <u>non</u>-maskable interrupt. The maskable interrupt, INT, has three programmable response modes available.

These are:

- Mode 0 compatible with the 8080 microprocessor.
- Mode 1 Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the NMI and INT signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

NON-MASKABLE INTERRUPT (NMI)

The non-maskable interrupt cannot be disabled by program control and the refore will be accepted at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shut-down after power failure has been detected.

D - --- - ---

| | Register | Size (Bits) | Remarks |
|------------------------------------|--------------------|-------------|--|
| A, A' | Accumulator | 8 | Stores an Operand or the Results of an Operation |
| F, F' | Flags | 8 | See Instruction Set. |
| B, B' | General Purpose | 8 | Can be used separately or as a 16-bit register with C. |
| C, C' | General Purpose | 8 | See B, above. |
| D, D' | General Purpose | 8 | Can be used separately or as a 16-bit register with E. |
| E, E' | General Purpose | 8 | See D, above. |
| Н, Н' | General Purpose | 8 | Can be used separately or as a 16-bit register with L. |
| L, L' | General Purpose | 8 | See H, above. |
| | , , | | Note: The (B, C), (D, E), and (H, L) sets are combined as |
| | | | follows: |
| | | | B-High Byte C-Low Byte |
| | | | D-High Byte E-Low Byte |
| | | | H-High Byte L-Low Byte |
| | Interrupt Register | 8 | Stores upper eight bits of memory address for vectored |
| | , i | | interrupt processing. |
| R | Refresh Register | 8 | Provides user-transparent dynamic memory refresh. Lower |
| | | | seven bits are automatically incremented and all eight are |
| | | | placed on the address bus during each instruction fetch |
| | | | cycle refresh time. |
| IX | Index Register | 16 | Used for indexed addressing. |
| IY | Index Register | 16 | Same as IX, above. |
| SP | Stack Pointer | 16 | Holds address of the top of the stack. See Push or Pop in |
| | | | Instruction Set. |
| PC | Program Counter | 16 | Holds address of next instruction. |
| IFF ₁ -IFF ₂ | Interrupt Enable | Flip-Flops | Set or reset to indicate interrupt status (see figure 4). |
| IMFa-IMFb | Interrupt Mode | Flip-Flops | Reflect Interrupt Mode (see figure 4). |

After recognition of the NMI signal (providing BUS-REQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

MASKABLE INTERRUPT (INT)

Regardless of the interrupt mode set by the user, the Z80C response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (MI) cycle in Which IORQ becomes active rather than MREQ, as in normal M1 cycle.

In addition, this <u>special M1</u> cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

MODE 0 INTERRUPT OPERATION

This mode is similar with the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus.

This is normally a Restart Instruction, which will initiate a call to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

MODE 1 INTERRUPT OPERATION

Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a restart location of 0038H only.

MODE 2 INTERRUPT OPERATION

This interrupt mode has been designed to utilize most effectively the capabilities of the Z80C microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8-bits and the contents of the I register as the upper 8-bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines.

These routines may be located at any available location in memory. Since the interrupting device sup-

plies the low-order byte of the 2-byte vector, bit 0 (A_0) must be a zero.

INTERRUPT PRIORITY (Daisy Chaining and Nested Interrupts).

The interrupt priority of each peripheral device is determined by its physical location within a daisychain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80C CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

INTERRUPT ENABLE/DISABLE OPERATION


Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in table 2. For more details, refer to the Z80 CPU Technical Manual.

Table 2. State of Flip-Flops

| Action | IFF ₂ | IFF ₂ | Comments |
|----------------------------------|------------------|------------------|--|
| CPU Reset | 0 | 0 | Maskable Interrupt INT Disabled |
| DI Instruction Execution | 0 | 0 | Maskable Interrupt INT Disabled |
| El Instruction Execution | 1 | 1 | Maskable Interrupt INT Enabled |
| LD A, I Instruction Execution | • | • | IFF ₂ → Parity Flag |
| LD A, R Instruction Execution | • | • | IFF ₂ → Parity Flag |
| Accept NMI | 0 | IFF ₁ | $ FF_1 \rightarrow FF_2 $ (maskable |
| | | | interrupt INT disabled) |
| RETN Instruction Execution | IFF ₂ | • | IFF ₂ → IFF ₁ at Co <u>mple</u> tion of an NMI Service |
| | | | Routine. |



CPU INTERRUPT SEQUENCE



INT and NMI are always acted on at the end of an instruction. Notes: 1.

- BUSRQ is acted on at the end of a machine cycle.
- 3. While the CPU is in the DMA MODE, it will not respond to active inputs on INT or NMI.
- 4. These three inputs are acted on in the following order of priority.
 - 1) BUSRQ -- highest
 - 2) NMI
 - 3) INT -- lowest.

6/32

SGS-THOMSON MICROELECTRONICS

18

INSTRUCTION SET

The Z80C microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80C instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The Z80 CPU Technical Manual and Z80 CPU Programming Manual contain significantly more details for programming use.

The instructions are divided into the following categories:

- 8-BIT LOADS
- 16-BIT LOADS
- EXCHANGES, BLOCK TRANSFERS, AND SEARCHES
- 8-BIT ARITHMETIC AND LOGIC OPERATIONS
- GENERAL-PURPOSE ARITHMETIC AND CPU CONTROL

- 16-BIT ARITHMETIC OPERATIONS
- ROTATES AND SHIFT
- BIT SET, RESET, AND TEST OPERATIONS
- JUMPS
- CALLS, RETURNS, AND RESTARTS
- INPUT AND OUTPUT OPERATIONS

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- Immediate
- Immediate extended
- Modified page zero
- Relative
- Extended
- Indexed
- Register
- Register indirect
- Implied
- Bit

16-BIT ARITHMETIC GROUP

| | Symbolic | | | | F | laç | s | | | 0 | pcode | | N° of | N° of | N° of | |
|------------|-------------------------|----------|----|---|---|-----|-----|---|----------|----------------|-------------------------------|----------------|-------|-------------|-------------|------------------|
| Symbol | Operation | s | z | | н | | P/V | N | С | 76 | 543 210 | Hex | Bytes | M Cycles | T States | Comments |
| ADD HL, ss | | • | • | X | | X | • | 0 | | 00 | ss1 001 | | 1 | 3 | 11 | ss Reg. |
| ADC HL, ss | HL ← HL + ss + CY | 1 | ¢ | X | X | Х | V | 0 | 1 | 11 | 101 101 | ED | 2 | 4 | 15 | 00 BC |
| SBC HL, ss | HL ← HL + ss − CY | ‡ | ¢ | x | x | x | V | 1 | ‡ | 01 11 01 | ss1 010 101 101 ss0 010 | ED | 2 | 4 | 15 | 01 DE 10 IX |
| ADD IX, pp | IX ← + pp | | • | x | x | x | | 0 | ‡ | 11 | 011 101 | DD | 2 | 4 | 15 | 11 SP pp Reg. |
| ADD IY, rr | $IY \leftarrow IY + rr$ | | | x | x | x | | 0 | \$ | 11 | pp1 001 | FD | 2 | 4 | 15 | 00 BC |
| INC ss | ss ← ss + 1 | | | x | | х | | | | 00 | rr1 001 ss0 011 | | 1 | 1 | 6 | 01 DE 10 IX |
| INC IX | $ X \leftarrow X + 1 $ | | | Х | • | Х | • | | | 11 | 011 101 | DD | 2 | 2 | 10 | 11 SP |
| INC IY | IY ← IY + 1 | | • | х | • | x | • | | | 00 11 00 | 100 011 111 101 100 011 | 23 FD 23 | 2 | 2 | 10 | rr Reg. |
| DEC ss | ss ↔ ss - 1 | | ١. | х | | Х | | | | 00 | ss1 011 | | 1 | 1 | 6 | 01 DE |
| DEC IX | IX ← IX ~ 1 | ٠ | • | Х | • | X | • | • | • | 11 | 011 101 101 011 | DD 2B | 2 | 2 | 10 | 10 IY 11 SP |
| DEC IY | IY ← IY − 1 | • | • | х | • | X | • | • | • | 11 00 | 111 101 101 011 | FD | 2 | 2 | 10 | |

Notes: ss is any of the register pairs BC, DE, HL, SP. pp is any of the register pairs BC, DE, IX, SP. rr is any of the register pairs BC, DE, IY, SP.

8-BIT LOAD GROUP

| | Symbolic | | | | FI | lag | s | | | 0 | pcode | | N° c | N° of | N° of | |
|--|---|----|---|-------------|----|-------------|-----|---|---|---------------------|-------------------------------|--------------|-------|-------------|--------------|----------------------------------|
| Symbol | Operation | s | z | | н | | P/V | N | С | 76 | 543 2 | IO He | Byte | _ IVI | T States | Comments |
| LD r, r' LD r, n | r ← r' r ← n | : | • | × | • | X X | : | • | • | 01 00 ← | r r r 1 · n → | - 1 | 1 2 | 1 2 | 4 7 | r, r' Reg. 000 B 001 C |
| LD r, (HL) LD r, (IX+d) | $r \leftarrow (HL)$ $r \leftarrow (IX + d)$ | : | | × | | × | • | • | : | 01 11 01 ← | r 1: 011 10 r 10 d → |)1 | 3 | 2 5 | 7 19 | 010 D 011 E 100 H 101 L |
| LD r, (IY+d) | r ← (IY + d) | ٠ | • | × | • | х | • | • | • | 11 01 ← | 111 10 r 1° d → | 10 | 3 | 5 | 19 | 111 A |
| LD(HL), r LD(IX+d), r | $(HL) \leftarrow r$ $(IX + d) \leftarrow r$ | | | × | • | × | • | • | : | 01 11 01 ← | 110 011 10 110 d → | r | 3 | 2 5 | 7 19 | |
| LD(IY+d), r | (IY + d) ← r | ٠ | • | х | • | х | • | • | • | 11 01 ← | 111 10 110 d → | r | 3 | 5 | 19 | |
| LD(HL), n | (HL) ← n | ٠ | • | X | • | х | | • | • | 00 ← | 110 1 n → | | 2 | 3 | 10 | |
| LD(IX+d), n | (IX + d) ← n | • | ٠ | × | • | × | • | ٠ | • | 11 00 ← | 011 11 110 1 d → n → | 10 3 | | 5 | 19 | |
| LD(IY+d), n | (IY + d) ← n | • | • | × | | × | • | • | • | 11 00 ← ← | 111 10 110 1 d → n → | 10 3 | | 5 | 19 | |
| LD A, (BC) LD A, (DE) LD A, (nn) | A ← (BC) A ← (DE) A ← (nn) | | | X X X | | X X X | : | • | | 00 00 00 | 011 0 | 10 3. | 1 | 2 2 4 | 7 7 13 | |
| LD(BC), A LD(DE), A LD(nn), A | (BC) ← A (DE ← A (nn) ← A | | | X X X | | X X X | | | | 00 00 00 ↓ | 000 0 010 0 110 0 n | 10 1 10 3 | 2 1 | 2 2 4 | 7 7 13 | |
| LD A, I | A ← I | \$ | ¢ | х | 0 | х | IFF | ō | ٠ | 11 01 | 101 1 010 1 | | | 2 | 9 | |
| LD A, R | A ← R | \$ | ¢ | × | 0 | × | IF | 0 | • | 11 01 | 101 1 011 1 | 01 E 11 5 | = _ | 2 | 9 | |
| LD I, A | I ← A | | • | X | • | × | | • | • | 11 01 | 000 1 | 01 E | 7 | 2 | 9 | |
| LD R, A | R ← A | | • | × | • | X | • | • | • | 01 | 101 1 001 1 | 01 E 11 4 | | 2 | 9 | |

Notes: r, r' means any of the registers A, B, C, D, E, H, L.

IFF the content of the interrupt enable flip-flop, (IFF) is copied into the P/V flag.

For an explanation of flag notation and symbols for mnemonic tables, see Symbolic Notation section following tables.

8/32

SGS-THOMSON MICROELECTRONICS

16-BIT LOAD GROUP

| | Symbolic | | | | F | laç | js | | | 0 | pcode | | N° of | N° of | | - |
|-------------|--|---|---|---|---|-----|-----|---|---|--------------|---|-------|-------|-------------|-------------|---------------------------|
| Symbol | Operation | s | z | | Н | | P/V | N | С | 76 | 543 21 | 0 Hex | Bytes | M Cycles | T States | Comments |
| LD dd, nn | dd ← nn | • | • | х | • | X | • | • | • | 00 ← ← | $\begin{array}{ccc} dd0 & 00 \\ n & \rightarrow \\ n & \rightarrow \end{array}$ | 1 | 3 | 3 | 10 | dd Pair 00 BC 01 DE |
| LD IX, nn | IX ← nn | • | • | × | • | × | • | • | • | | 011 10 100 00 n → n → | | 4 | 4 | 14 | 10 HL 11 SP |
| LD IY, nn | IY ← nn | • | • | X | • | × | • | • | • | | 111 10 100 00 n → n → | | 4 | 4 | 14 | |
| LD HL, (nn) | L ← (nn) | • | • | × | • | X | • | • | • | 00 ↓ ↓ | 101 01 n → n → | 0 2A | 3 | 5 | 16 | |
| LD dd, (nn) | $dd_{H} \leftarrow (nn + 1)$ $dd_{L} \leftarrow (nn)$ | • | • | × | • | × | • | • | • | | 101 10 dd1 01 n → n → | | 4 | 6 | 20 | |
| LD IX, (nn) | $\begin{aligned} IX_{H} &\leftarrow (nn + 1) \\ IX_{L} &\leftarrow (nn) \end{aligned}$ | • | • | × | • | X | • | • | • | | 011 10 101 01 n → n → | | 4 | 6 | 20 | |
| LD IY, (nn) | $\begin{aligned} & IY_H \leftarrow (nn+1) \\ & IY_L \leftarrow (nn) \end{aligned}$ | • | • | X | • | X | • | • | • | | 111 10 101 01 n → n → | | 4 | 6 | 20 | |
| LD (nn), HL | (nn + 1) ← H (nn) ← L | • | • | X | • | X | • | • | ٠ | 00 ← | 100 01 n → n → | 22 | 3 | 5 | 16 | |
| LD (nn), dd | $(nn + 1) \leftarrow dd_H$ $(nn) \leftarrow dd_L$ | • | • | X | • | X | • | • | • | | 101 10 dd0 01 n → n → | | 4 | 6 | 20 | |
| LD (nn), IX | $ \begin{array}{l} (nn+1) \leftarrow IX_H \\ (nn) \leftarrow IX_L \end{array} $ | • | • | X | • | × | • | • | • | | 011 10 100 01 n → n → | | 4 | 6 | 20 | |
| LD (nn), IY | $(nn + 1) \leftarrow IY_H$ $(nn) \leftarrow IY_L$ | • | • | × | • | × | • | • | • | | 111 10 100 010 n → n → | | 4 | 6 | 20 | |

Notes: dd is any of the register pairs BC, DE, HL, SP. qq is any of the registers pairs AF, BC, DE, HL.

 $(PAIR)_H$, $(PAIR)_L$ refer to high order and low order eight bits of the register pair respectively, e.g., $BC_L = C$, $AF_H = A$.



16-BIT LOAD GROUP (continued)

| | Symbolic | | | | F | ag | s | | | 0 | pcod | de | | N° of | N° of | N° of | _ |
|---------------|---|----|----|----|-----|----|-----|-----|----|-----|------|-----|-----|-------|-------------|-------------|-----------|
| Symbol | Operation | s | z | | Н | | P/V | N | O | 76 | 543 | 210 | Hex | Bytes | M Cycles | T States | Comments |
| LD SP, HL | SP ← HL | • | | Х | • | х | • | • | • | 11 | 111 | 001 | F9 | 1 | 1 | 6 | |
| LD SP, IX | SP ← IX | • | • | Х | • | X | | • ˈ | • | 11 | 011 | | DĐ | 2 | 2 | 10 | |
| 1 | | | | | | | | | | 11 | | 001 | l | | | | |
| LD SP, IY | SP ← IY | • | ٠ | X | • | X | • | • | ٠. | 11 | 111 | | l . | 2 | 2 | 10 | |
| | | | | l | | l | | | | | 111 | | F9 | ١. | _ | ١., | qq Pair |
| PUSH qq | (SP - 2) ← qq _L | • | ٠. | X | ٠. | Х | ٠. | • | ٠. | 11 | qq0 | 101 | | 1 | 3 | 11 | 00 BC |
| | (SP - 1) ← qq _H | | | 1 | | l | | | | | | | | | | 1 | 01 DE |
| | $SP \rightarrow SP - 2$ | 1 | l | l, | | | ١. | | | | 011 | 101 | | 2 | 4 | 15 | 10 HL |
| PUSH IX | (SP - 2) ← IX _L | ١. | | ^ | • | ^ | • | | ٠. | 1 | 011 | | | 2 | 4 | 15 | 11 AF |
| | (SP - 1) ← IX _H | | | | | | | | ļ | ' ' | 100 | 101 | E3 | | | | ' ' ' ' ' |
| DUCLIN | SP → SP − 2 (SP − 2) ← IY _L | ١. | ١. | _ | | V | | ١. | ١. | 44 | 111 | 101 | FD | 2 | 4 | 15 | |
| PUSH IY | $(SP - 2) \leftarrow II_H$ $(SP - 1) \leftarrow IY_H$ | • | ľ | ^ | ľ | ^ | • | • | ľ | | 100 | | | _ | 7 | '` | |
| | $(SP \rightarrow I) \leftarrow II H$ $SP \rightarrow SP - 2$ | | ļ | | | | ļ | ļ | | ١'' | 100 | 101 | | | | | |
| POP gg | gg _H ← (SP + 1) | ١. | ١. | x | ١. | x | ١. | | ١. | 11 | gq0 | 001 | | 1 | 3 | 10 | |
| 1 101 44 | $qq_1 \leftarrow (SP)$ | | | \^ | | ^ | | | ł | ' ' | 990 | | | ' | ľ | 1 | |
| 1 | SP → SP + 2 | i | | | | İ | | | | | | | | | | | |
| POP IX | IX _H ← (SP + 1) | | ١. | lχ | | lχ | | | | 11 | 011 | 101 | DD | 2 | 4 | 14 | |
| ' - ' - ' - ' | IX _L ← (SP) | | 1 | - | l l | - | Ì | | | | 100 | | | | | | |
| | SP → SP + 2 | | | | | | | | | | | | | | ŀ | | |
| POP IY | IY _H ← (SP + 1) | | | x | | X | | | • | 11 | 111 | 101 | FD | 2 | 4 | 14 | |
| | IY _L ← (SP) | | | | | | | | | 11 | 100 | 001 | E1 | | | | |
| | $SP \rightarrow SP + 2$ | | 1 | | | | | 1 | | | | | 1 | | | | |

Notes: dd is any of the register pairs BC, DE, HL, SP. qq is any of the registers pairs AF, BC, DE, HL.

qq is any of the registers pairs AP, BC, DE, RL.

(PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively,

 $e.g.,\ BC_L=C,\ AF_H=A.$

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS

| | Symbolic | | | | F | ag | s | | | 0 | рсос | de | ı | N° of | N° of | N° of | _ |
|---------------------------------|---|---|---|-------------|---|-------------|-----|---|---|----------------|-------------------|------------|----------------|-------|-------------|--------|---|
| Symbol | Operation | s | z | | Н | | P/V | N | С | 76 | 543 | 210 | Hex | Bytes | M Cycles | States | Comments |
| EX DE, HL, EX AF, AF' EXX | DE ↔ HL, AF ↔ AF' BC ↔ BC' DE ↔ DE' HL ↔ HL' | • | • | X X X | • | X X X | • | | • | 11 00 11 | 101 001 011 | 000 | EB 08 D9 | 1 1 1 | 1 1 1 | 4 4 4 | Register Bank and Auxiliary Register Bank Exchange |
| EX (SP), HL | H ↔ (SP + 1) L ↔ (SP) | • | • | × | ٠ | X | • | • | • | 11 | 100 | 011 | E3 | 1 | 5 | 19 | |
| EX (SP), IX | $\begin{array}{c} IX_{H} \leftrightarrow (SP+1) \\ IX_{L} \leftrightarrow (SP) \end{array}$ | • | • | × | • | × | • | • | • | 11 11 | 011 100 | 101 011 | DD E3 | 2 | 6 | 23 | |
| EX (SP), IY | $IY_H \leftrightarrow (SP + 1)$ $IY_L \leftrightarrow (SP)$ | • | • | x | • | × | • | • | • | 11 11 | | 101 011 | FD E3 | 2 | 6 | 23 | |

Notes: 1. If the result of B-1 is zero the Z flag is set, otherwise it is reset.

2. Z flag is set upon instruction completion only.



EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS (continued)

| | Symbolic | Π | | | F | laç | js | | | 0 | рсо | de | | N° of | N° of | N° of | |
|--------|---|-----------|----------------------|---|----|-----|------|---|---|----------|------------|------------|----------|-------|-------------|-------------|---|
| Symbol | Operation | s | z | | н | | P/V | N | С | 76 | 543 | 210 | Hex | Bytes | M Cycles | T States | Comments |
| LDI | (DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC − 1 | | | x | 0 | x | 10 1 | 0 | | 11 | 101 100 | 101 000 | ED A0 | 2 | 4 | 16 | Load (HL) into (DE), increment the pointers and decrement the byte counter (BC) |
| LDIR | (DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC − 1 Repeat Until BC = 0 | | • | × | 0 | × | 0 | 0 | | 11 10 | | 101 000 | ED B0 | 2 | 5 4 | 21 16 | If BC ≠ 0 If BC = 0 |
| LDD | (DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC − 1 | | | x | 0 | x | ① : | 0 | | 11 10 | | 101 000 | ED A8 | 2 | 4 | 16 | |
| LDDR | (DE) ← (HL) DE ← DE − 1 HL ← HL − 1 BC ← BC − 1 Repeat Until BC = 0 | • | | × | 0 | × | 0 | 0 | • | 11 10 | 101 | 101 000 | ED B8 | 2 2 | 5 4 | 21 16 | # BC ≠ 0 # BC = 0 |
| CPI | A ← (HL) HL ← HL + 1 BC ← BC − 1 | t | ② ↓ | × | \$ | x | 1) | 1 | • | 11 10 | 101 100 | 101 001 | ED A1 | 2 | 4 | 16 | |
| CPIR | $A - (HL)$ $HL \leftarrow HL + 1$ $BC \leftarrow BC - 1$ $Repeat Until$ $A = (HL) \text{ or } BC = 0$ | \$ | ② → | × | \$ | × | 1) 1 | 1 | • | 11 | 101 | | ED B1 | 2 | 5 | 21 16 | If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL) |
| CPD | A - (HL) HL ← HL + 1 BC ← BC - 1 | \$ | ② ↑ | x | 1 | × | ⊕ ↔ | 1 | | 11 10 | 101 101 | | ED A9 | 2 | 4 | 16 | |
| CPDR | A − (HL) HL ← HL + 1 BC ← BC − 1 Repeat Until A = (HL) or BC = 0 | \$ | @ ↔ | × | ↔ | × | ① \$ | 1 | • | | 101 111 | | ED B9 | 2 | 5 | 21 | If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL) |

 $\textbf{Notes:} \ \, \mathfrak{D} \quad \text{If the result of } B-1 \text{ is zero the } Z \text{ flag is set, otherwise it is reset.}$

② Z flag is set upon instruction completion only.



8-BIT ARITHMETIC AND LOGICAL GROUP

| | Symbolic | | | | FI | lags Opcode | е | | N° of | N° of | N° of | | | | | | |
|---|--|---|----|---------------------------|--------|---------------------|---------------|---|-------|----------------------|--|--------------------------|-----|----------|-------------|---------------|---|
| Symbol | Operation | s | Z | П | н | | P/V | N | С | 76 | 543 | 210 | Hex | Bytes | M Cycles | T States | Comments |
| ADD A, r ADD A, n | A ← A + r A ← A + n | () () | 00 | X X | | × | >> | 0 | () () | 10 11 ← | 000 000 n | r 110 → | | . 1 2 | 1 2 | 4 7 | r Reg. 000 B 001 C |
| ADD A, (HL) ADD A, (IX+d) | $\begin{array}{c} A \leftarrow A + (HL) \\ A \leftarrow A + (IX + d) \end{array}$ | (+ (+ | | × | 4343 | X | > > | 0 | () () | 10 11 10 ← | 000 011 000 d | 110 101 110 → | DD | 1 3 | 2 5 | 7 19 | 010 D 011 E 100 H 101 L |
| ADD A, (IY+d) | A ← A + (IY + d) | ÷ | ÷ | x | \$ | x | ٧ | 0 | ¢ | 11 10 ← | 111 000 d | 101 110 → | FD | 3 | 5 | 19 | 111 A |
| ADC A, S SUB S SBC A, S AND S OR S CP S INC r INC (HL) | $\begin{array}{l} A \leftarrow A + s + CY \\ A \leftarrow A - s \\ A \leftarrow A - s - CY \\ A \leftarrow A \wedge s \\ A \leftarrow A \wedge s \\ A \leftarrow A \vee s \\ A \leftarrow A \otimes s \\ A \leftarrow A \otimes s \\ A \leftarrow s \\ (HL) \leftarrow (HL) + 1 \\ (IX + d) \leftarrow (IX + d) + 1 \end{array}$ | 4 + 4 + 4 + 4 + 4 + 4 + 4 + 4 + 4 + 4 + | 4 | × × × × × × × × × × × × × | 0 0000 | × × × × × × × × × × | V V P P V V V | 0 1 1 0 0 0 1 0 0 | 00000 | 00 00 11 00 | 001 010 011 100 110 111 111 r 110 011 110 d | 100 100 101 100 | DD | 1 1 3 | 1 3 6 | 4 11 23 | s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the 000 in the ADD set above. |
| INC (IY+d) | (IY + d) ← (IY + d) +1 | ¢ | | x | ¢ | × | ٧ | 0 | • | 11 00 ← | 111 110 d | 101 100 → | FD | 3 | 6 | 23 | |
| DEC m | m ← m − 1 | \$ | • | × | \$ | × | V | 1 | • | | | 101 | | | | | m is any of r, (HL), (IX+d), (IY+d) as shown for INC. DEC same format and states as INC. Replace 100 with 101 in opcode. |

GENERAL-PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

| | Symbolic | | | | F | lag | js | | | 0 | pcod | e | | N°of | N° of | N° of | |
|--------|--|----|----|-----------|-----------|-----------|-----|---|----------|----------|-------|-----|----------|-------|-------------|-------------|--|
| Symbol | Operation | s | z | | Н | | P/V | N | С | 76 | 543 2 | 210 | Hex | Bytes | M Cycles | T States | Comments |
| DAA | Converters acc; content into packed BCD following add or subtract with packed BCD operands | 1 | \$ | X | ‡ | x | P | • | ‡ | 00 | 100 | 111 | 27 | 1 | 1 | 4 | Decimal Adjust Accumulator. |
| CPL | $A \leftarrow \widetilde{A}$ | • | • | × | 1 | x | • | 1 | • | 00 | 101 | 111 | 2F | 1 | 1 | 4 | Complement Accumulator (one's complement) |
| NEG | A ← 0 − A | ‡ | ÷ | X | \$ | X | ٧ | 1 | ‡ | 11 01 | 101 |) | ED 44 | 2 | 2 | 8 | Negate Acc. (two's complement). |
| CCF | CY ← CY | • | ٠ | x | X | Х | • | 0 | \$ | 00 | 111 | 111 | 3F | 1 | 1 | 4 | Complement Carry Flag. |
| SCF | CY ← 1 | • | • | х | 0 | х | • | 0 | 1 | 00 | 110 | 111 | 37 | 1 | 1 | 4 | Set Carry Flag. |
| NOP | No Operation | • | | X | 0 | X | | Ю | 1 | 00 | 000 0 | 000 | 00 | 1 | 1 | 4 | |
| HALT | CPU Halted | | • | x | • | X | | • | | 01 | 110 | 110 | 76 | 1 | 1 | 4 | |
| DI* | IFF ← 0 | • | • | X | • | X | | • | • | 11 | 110 (| 011 | F3 | 1 | 1 | 4 | |
| EI* | IFF ← 1 | ٠. | | X | • | X | | • | • | 11 | 111 (| 011 | FB | 1 | 1 | 4 | |
| IM 0 | Set Interrupt | • | • | X | ٠ | X | | • | • | 11 | 101 1 | | ED | 2 | 2 | 8 | |
| 13.0 4 | Mode 0 | | ŀ | L | | l., | | l | | 01 | 000 | - 1 | 46 | _ | _ | | |
| IM 1 | Set Interrupt Mode 1 | ٠. | • | × | • | X | • | • | • | 11 01 | 101 | | ED 56 | 2 | 2 | 8 | |
| IM2 | Set Interrupt | | | Ιx | ١. | x | ١. | | ١. | 11 | 101 | | ED | 2 | 2 | 8 | |
| ***** | Mode 2 | | | ^ | | ^ | | | | 01 | 011 | | | | _ | ١ | |

Notes: IFF indicates the interrupt enable flip-flop. CY indicates the carry flip-flop. * indicates interrupts are not sampled at the end of EI or DI.



ROTATE AND SHIFT GROUP

| Mnemonic | Symbolic | | | | Fla | gs | | | | Opcode | No.of | No.of M | No.of T | |
|--------------|-------------------------------------|---------------|----------|---|-----|----|-----|---|----------|--------------------------------|-------|---------|---------|---|
| | Operation | s | Z | | Н | | P/V | N | С | 76 543 210 Hex | Bytes | Cycles | States | Comments |
| RLCA | CY) | • | • | x | 0 | × | | 0 | ÷ | 00 000 111 07 | 1 | 1 | 4 | Rotate left circular accumulator. |
| RLA | CY 7 0 | • | • | X | 0 | X | • | 0 | ¢ | 00 010 111 17 | 1 | 1 | 4 | Rotate left accumulator. |
| RRCA | A CY | • | • | Х | 0 | Х | • | 0 | ¢ | 00 001 111 OF | 1 | 1 | 4 | Rotate right circular accumulator. |
| RRA | 7 0 CY | • | • | X | 0 | X | • | 0 | ¢ | 00 011 111 1F | 1 | 1 | 4 | Rotate right accumulator. |
| RLC r | | Ç | Ç | X | 0 | Х | Р | 0 | \$ | 11 001 011 CB 00 000 r | 2 | 2 | 8 | Rotate left circular register r. |
| RLC (HL) | | ‡ | ¢ | x | 0 | x | Р | 0 | ‡ | 11 001 011 CB | 2 | 4 | 15 | r Reg |
| RLC (IX + d) | CY 7 - 0 | ¢ | ¢ | х | 0 | х | Р | 0 | ‡ | 00 000 110 11 011 101 DD | 4 | 6 | 23 | 000 B 001 C |
| | r, (HL), (IX+d), (IY+d |) | | | | | | | | 11 001 011 CB | | | | 010 D |
| | | | | | | | | | | ← d → 00 000 110 | | | | 011 E 100 H |
| RLC (IY + d) | | ¢ | ÷ | X | 0 | X | Ρ | 0 | ¢ | 11 111 101 FD | 4 | 6 | 23 | 101 L |
| | | | | | | | | | | 11 001 011 CB <u>← d</u> → | | | | 111 A |
| | | | | | | | | | | 00 000 110 | | | | Instruction format |
| RL m | m ≈ r,(HL),(IX+d),(IY | φ. (1.1.1) | ¢ | X | 0 | Х | Ρ | 0 | ¢ | 010 | | | | and states are as shown for RLC's. To form new |
| RRC m | | | ¢ | x | 0 | х | Р | 0 | ‡ | 001 | | | | opcode replace 000 or |
| RR m | $m \approx r, (HL), (IX+d), (IY)$ | +d) | | ¥ | 0 | Y | P | Λ | _ | 011 | | | | RLC's with shown code. |
| | $m \approx r, (HL), (IX+d), (IY$ | +d) | • | ^ | Ů | ^ | • | Ü | ٧ | 011 | | | | |
| SLA m | $m \approx r, (HL), (IX+d), (IY+d)$ | | ţ | Х | 0 | Х | Ρ | 0 | \$ | 100 | | | | |
| SRA m | | | ‡ | Х | 0 | X | Ρ | 0 | ÷ | 101 | | | | |
| SRL m | $m \approx r, (HL), (IX+d), (IY$ | , | ţ | Х | 0 | X | Р | 0 | ٥ | 111 | | | | |
| O | $m \approx r,(HL),(IX+d),(IY)$ | +d) | · | | | | | | | فستا | | | | |
| RLD | 7-4 3-0 7-4 3-0 (HL) | ¢ | ¢ | X | 0 | Х | Ρ | 0 | • | 11 101 101 ED 01 101 111 6F | 2 | 5 | 18 | Rotate digit left and right between the |
| RRD | | ÷ | ¢ | X | 0 | х | Ρ | 0 | • | 11 101 101 ED | 2 | 5 | 18 | accumulator and |
| | * | | | | | | | | | 01 100 111 67 | | | | location (HL). The content of the upper half of |
| | | | | | | | | | | | | | | the accumulator is |
| | | | | | | | | | | | | | | unaffected. |



BIT SET, RESET AND TEST GROUP

| | Symbolic | | | - | F | lag | js | | | С | рсо | de | | N° of | N° of | N° of | |
|----------------------------|--|---|----|---|---|-----|-----|---|---|-----------------------|----------------------|------------------------|----------|-------|-------------|-------------|---|
| Symbol | Operation | s | z | | Н | | P/V | N | С | 76 | 543 | 210 | Hex | Bytes | M Cycles | T States | Comments |
| BIT b, r | $Z \leftarrow r_b$ | × | \$ | × | 1 | x | х | 0 | ٠ | 11 01 | 001 | 011 | СВ | 2 | 2 | 8 | r, Reg. |
| BIT b, (HL) | $Z \leftarrow (\overline{HL})_b$ | x | \$ | x | 1 | x | х | 0 | | 11 | b 001 b | r 011 110 | СВ | 2 | 3 | 12 | 000 B 001 C |
| BIT b, (IX+d) _b | $Z \leftarrow (\overline{ X+d})_b$ | × | ÷ | × | 1 | × | x | 0 | • | 11 11 ← 01 | 011 001 | 101 011 → 110 | DD CB | 4 | 5 | 20 | 010 D 011 E 100 H 101 L |
| BIT b, (IY+d) _b | $Z \leftarrow (\overline{IY + d})_b$ | × | \$ | × | 1 | × | × | 0 | • | 11 11 ← 01 | 111 001 d b | 101 011 → 110 | FD CB | 4 | 5 | 20 | 111 A b Bit Tested 000 0 001 1 010 2 |
| SET b, r | r _b ← 1 | • | • | × | • | X | • | • | • | 11 | 001 b | 011 r | СВ | 2 | 2 | 8 | 011 3 100 4 |
| SET b, (HL) | (HL) _b ← 1 | • | • | х | • | x | • | • | • | 11 | 001 b | 011 110 | СВ | 2 | 4 | 15 | 101 5 110 6 |
| SET b. (IX+d) | (IX +d) _b ← 1 | • | • | x | • | x | ٠ | • | • | 11 11 <u>11</u> | 011 001 d b | 101 011 → 110 | DD CB | 4 | 6 | 23 | 111 7 |
| SET b, (IY+d) | $(IY + d)_b \leftarrow 1$ | • | • | × | • | X | • | • | • | 11 11 ← | 111 001 d b | 101 011 → 110 | FD CB | 4 | 6 | 23 | |
| RES b, m | $\begin{aligned} m_b &\leftarrow 0 \\ m &= r, \; (HL), \\ (IX + d), \\ (IY + d) \end{aligned}$ | • | • | × | • | x | • | • | • | 10 | | | | | | | To form new opcode replace 11 of SET b, s with 10. Flags and time states for SET instruction. |

Notes: The notation m_b indicates bit b (0 to 7) of location m.



JUMP GROUP

| | Symbolic | | | | FI | ag | s | | | O | co | de | | N° of | N° of | N° of | |
|-----------|--|---|---|---|----|------------|-----|---|---|--------------|-----------------|---------------|----------|-------|-------------|-------------|--|
| Symbol | Operation | s | z | | н | | P/V | N | С | 76 | 543 | 210 | Hex | Bytes | M Cycles | T States | Comments |
| JP nn | PC ← nn | • | ٠ | × | • | x | • | ٠ | ٠ | ← | 000 n n | 011 → → | С3 | 3 | 3 | 10 | cc Condition |
| JP cc, nn | If condition cc is true PC ← nn, otherwise continue | • | ٠ | x | • | × | • | • | • | 11 ← ← | | 010 → → | | 3 | 3 | 10 | 000 NZ non-zero 001 Z zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive 111 M sign negative |
| JR e | PC ← PC + e | ٠ | ٠ | x | • | х | • | • | • | | 011 e-2 | 000 → | 18 | 2 | 3 | 12 | |
| JR C, e | If $C = 0$, continue If $C = 1$, $PC \leftarrow PC + e$ | ٠ | • | х | ٠ | × | • | ٠ | ٠ | | 111 e-2 | 000 | 38 | 2 | 2 | 7 | If condition not met. |
| | C = 1, FC ← FC+6 | | | | | | | | | | 6- 2 | 7 | ! | 2 | 3 | 12 | If condition is met. |
| JR NC, e | If C = 1, continue If C = 0, PC ← PC+e | • | ٠ | х | • | × | • | • | ٠ | | 110 e-2 | 000 | 30 | 2 | 2 | 7 | If condition not met. |
| | C = 0, PC ← PC+6 | | | | | | | | | | 6-2 | | | 2 | 3 | 12 | If condition is met. |
| JP Z, e | If $Z = 0$ continue If $Z = 1$, $PC \leftarrow PC + e$ | • | • | х | ٠ | Х | | ٠ | • | | 101 e-2 | 000 | 28 | 2 | 2 | 7 | If condition not met. |
| | 11 2 = 1,10 (-10+6 | | | | | | | | | | | | | 2 | 3 | 12 | If condition is met. |
| JR NZ, e | If $Z = 1$, continue If $Z = 0$, $PC \leftarrow PC + e$ | • | • | х | ٠ | × | | • | | | 100 e-2 | 000 | 20 | 2 | 2 | 7 | If condition not |
| | # Z = 0, F0 ← F0+6 | | | | | | | | | | 0-2 | | | 2 | 3 | 12 | If condition is met. |
| JP (HL) | PC ← HL | • | • | х | • | x | • | | • | 11 | 101 | 001 | E9 | 1 | 1 | 4 | |
| JP (IX) | PC ← IX | • | • | X | • | × | • | ٠ | • | | | 101 001 | DD E9 | 2 | 2 | 8 | |
| JP (IY) | PC ← IY | • | • | × | • | х | • | • | • | 11 11 | | 101 001 | FD E9 | 2 | 2 | 8 | |
| DJNZ, e | $B \leftarrow B - 1$ If $B = 0$, continue | • | | × | • | × | | • | | | 010 e-2 | 000 | 10 | 2 | 2 | 8 | If B = 0. |
| | If B ≠ 0, PC ← PC+e | | | | | <u>L</u> . | | L | | | | | | 2 | 3 | 13 | If B ≠ 0. |

Notes: e represents the extension in the relative addressing mode. e is signed two's complement number in the range < - 126, 129 >.

e - 2 in the opcode provides an effective address of pc + e as PC is incremented by 2 prior to the addition of e.

CALL AND RETURN GROUP

| | Symbolic | | | | F | laç | ıs | | | 0 | рсо | de | | N° of | N° of | N° of | |
|-------------------|--|---|---|---|---|-----|-----|---|---|--------------|-----|---------------|----------|-------|-------------|-------------|--|
| Symbol | Operation | s | z | | н | | P/V | N | С | 76 | 543 | 210 | Hex | Bytes | M Cycles | T States | Comments |
| CALL nn | $ \begin{array}{c} (SP-1) \leftarrow PC_H \\ (SP-2) \leftarrow PC_L \\ PC \leftarrow nn \end{array} $ | • | ٠ | x | ٠ | х | • | • | • | 11 ← ← | | 101 → → | CD | 3 | 5 | 17 | , |
| CALL cc, nn | If condition cc is false continue, otherwise same as CALL nn | • | • | x | • | × | ٠ | • | • | 11 ← ← | n | 100 → → | | 3 | 3 5 | 10 17 | If cc is false. |
| RET | $PC_{\perp} \leftarrow (SP)$ $PC_{H} \leftarrow (SP + 1)$ | • | • | х | • | х | • | • | ٠ | 11 | 001 | 001 | C9 | 1 | 3 | 10 | |
| RET cc | If condition cc is false continue, otherwise same as RET | • | • | × | • | × | • | • | • | 11 | сс | 000 | | 1 | 3 | 5 | If cc is false. If cc is true cc Condition |
| RETI | Return from interrupt | • | ٠ | х | • | х | • | ٠ | ٠ | 11 01 | | 101 101 | ED 4D | 2 | 4 | 14 | 000 NZ Non-zero 001 Z Zero |
| RETN ¹ | Return from non-maskable interrupt | • | • | x | • | x | • | • | • | 11 01 | | 101 101 | ED 45 | 2 | 4 | 14 | 010 NC Non-carry 011 C Carry 100 PO Parity Odd 101 PE Parity Even |
| RSTp | $ \begin{aligned} (SP-1) &\leftarrow PC_H \\ (SP-2) &\leftarrow PC_L \\ PC_H &\leftarrow 0 \\ PC_L &\leftarrow p \end{aligned} $ | • | • | X | • | X | • | • | • | 11 | t | 111 | | 1 | 3 | 11 | 110 P Sign Positive 111 M Sign Negative 1 P 000 0H 001 08H 010 10H 001 18H 100 20H 101 28H 110 30H |

Note: RETN loads IFF2 - IFF1.



INPUT AND OUTPUT GRUP

| | Symbolic | | | | F | lag | JS | | | 0 | рсо | de | | N° of | N° of | N ° of | |
|------------|--|---|--------|---|----|-----|-----|---|---|----------|------------|------------|----------|-------|--------------------------------|-------------|--|
| Symbol | Operation | s | z | | Н | | P/V | N | С | 76 | 543 | 210 | Hex | Bytes | M Cycles | T States | Comments |
| 1N A, (n) | A ← (n) | · | ٠ | × | ٠ | × | | • | • | 11 ← | 011 n | 011 → | DB | 2 | 3 | 11 | n to A ₀ ~ A ₇ Acc. to A ₈ ~ A ₁₅ |
| IN r, (C) | $r \leftarrow (C)$ If $r = 110$ only the flags will be affected | ¢ | ¢ | × | \$ | x | Р | 0 | • | 11 01 | 101 r | 101 000 | ED | 2 | 3 | 12 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| INI | (HL) ← (C) B ← B − 1 HL ← HL + 1 | × | 1 | × | × | × | × | 1 | × | 11 10 | | 101 010 | ED A2 | 2 | 4 | 16 | C to A ₀ - A ₇ B to A ₈ - A ₁₅ |
| INIR | (HL) ← (C) B ← B - 1 HL ← HL + 1 Repeat unil B = 0 | × | 1 | × | × | × | × | 1 | × | 11 10 | | 101 010 | ED B2 | 2 | 5 (if B≠0) 4 (if B=0) | 21 16 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| IND | (HL) ← (C) B ← B − 1 HL ← HL − 1 | × | ① ; | × | × | × | × | 1 | × | 11 10 | | 101 010 | ED AA | 2 | 4 | 16 | C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅ |
| INDR | $(HL) \leftarrow (C)$ $B \leftarrow B - 1$ $HL \leftarrow HL - 1$ Repeat until B = 0 | × | 1 | × | × | × | × | 1 | × | 11 10 | 101 111 | 101 010 | ED BA | 2 | 5 (if B≠0) 4 (if B=0) | 21 16 | C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅ |
| OUT (n), A | (n) ← A | ٠ | • | х | ٠ | х | | • | ٠ | 11 ← | | 011 → | D3 | 2 | 3 | 11 | n to A ₀ - A ₇ Acc.to A ₈ - A ₁₅ |
| OUT (C), r | (C) ← r | • | ٠ | х | • | х | • | • | • | 11 01 | 101 r | 101 001 | ED | 2 | 3 | 12 | C to A ₀ - A ₇ B to A ₈ - A ₁₅ |
| OUTI | (C) ← (HL) B ← B − 1 HL ← HL + 1 | × | ① : | x | x | × | × | 1 | × | 11 10 | | 101 011 | ED A3 | 2 | 4 | 16 | C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅ |
| OTIR | $(C) \leftarrow (HL)$ $B \leftarrow B - 1$ $HL \leftarrow HL + 1$ Repeat until B = 0 | × | 1 | × | × | × | × | 1 | × | 11 10 | 101 110 | 101 011 | B3 | 2 | 5 (if B≠0) 4 (if B=0) | 21 16 | C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅ |
| OUTD | (C) ← (HL) B ← B − 1 HL ← HL − 1 | × | 1 : | x | × | x | x | 1 | x | 11 10 | 101 101 | 101 011 | ED AB | 2 | 4 | 16 | C to A ₀ - A ₇ B to A ₈ ~ A ₁₅ |
| OTDR | (C) ← (HL) B ← B − 1 HL ← HL + 1 Repeat until B = 0 | x | 1 | x | x | x | х | 1 | × | 11 | 101 111 | 101 011 | ED | 2 | 5 (if B≠0) 4 (if B=0) | 21 16 | C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅ |

Note: 1. If the result of B-1 is zero the Z flag is set, otherwise it is reset.

18/32

SGS-THOMSON MICROELECTRONICS

SUMMARY OF FLAG OPERATION

| Symbol | Operation |
|--------|--|
| S | Sign Flag. S = 1 if the MSB of the result is 1. |
| Z | Zero Flag. $Z = 1$ if the result of the operation is 0. |
| P/V | Parity or Overflow Flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, $P/V = 1$ if the result of the operation is even, $P/V = 0$ if result is odd. If P/V holds overflow, $P/V = 1$ if the result of the operation produced an overflow. |
| Н | Half-carry Flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator. |
| N | Add/Subtract Flag. N = 1 if the previous operation was a subtract. |
| H & N | H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format. |
| ^ | Carry/Link Flag. C = 1 if the operation produced a carry from the MSB of the operand or result. |
| Ç ↓ | The flag is affected according to the result of the operation. |
| • | The flag is unchanged by the operation. |
| 0 | The flag is reset by the operation. |
| 1 | The flag is set by the operation. |
| X | The flag is a "don't care". |
| V | P/V flag affected according to the overflow result of the operation. |
| Р | P/V flag affected according to the parity result of the operation. |
| r | Any one of the CPU Registers A, B, C, D, E, H, L. |
| s | Any 8-bit location for all the addressing modes allowed for the particular instruction. |
| SS | Any 16-bit location for all the addressing modes allowed for that instruction. |
| ii | Any one of the two Index registers IX or IY. |
| R | Refresh Counter |
| n | 8-bit Value in Range < 0.255 > |
| nn | 16-bit Value in Range < 0.65535 > |



SYMBOLIC NOTATION

| Instruction | D ₇ | z | | н | | P/V | N | D ₀ | Comments |
|--|----------------|-----------|--------|-----------|--------|-----------|-----|----------------|---|
| ADD A, s ; ADC A, s | ‡ | \$ | Х | ÷ | Х | V | 0 | ÷ | 8-bit Add or Add with Carry. |
| SUB s; SBC A, s ; CP s ; NEG | \$ | ÷ | Х | ¢ | Х | ٧ | 1 | 4.> | 8-Bit subtract, subtract with carry, compare and negate accumulator. |
| AND s OR s, XOR s | ‡ | 4+0+ | X | 1 0 | X X | P P | 0 | 0 | Logical Operations |
| INC s | \$ | ÷ | Х | Ŷ | Х | ٧ | 0 | • | 8-bit Increment |
| DEC s | Ç. | ÷ | Х | ¢ | Х | ٧ | 1 | | 8-bit Decrement |
| ADD DD, ss | • | • | Х | х | Х | • | 0 | ¢ | 16-bit Add |
| ADC HL, ss | ı Ç | ¢ | Х | X | Х | ٧ | 0 | ¢ | 16-bit Add with Carry |
| SBC HL, ss | ¢. | ^ | Х | Х | Х | ٧ | 1 | \$ | 16-bit Subtract with Carry. |
| RLA, RLCA, RRA ; RRCA | • | • | Х | 0 | Х | • | 0 | ¢ | Rotate Accumulator. |
| RL m; RLC m; RR m; RRC m; SLA m SRA m; SRL m | \$ | * | × | 0 | X | Р | 0 | \$ | Rotate and Shift Locations. |
| RLD ; RRD | ¢ | ÷ | Х | 0 | Х | Р | 0 | • | Rotate Digit Left and Right |
| DAA | ‡ | ¢ | x | \$ | Х | Р | • | 4.} | Decimal Adjust Accumulator. |
| CPL | • | • | Х | 1 | Х | • | 1 | • | Complement Accumulator |
| SCF | • | • | х | 0 | Х | • | 0 | 1 | Set Carry |
| CCF | | • | Х | Х | X | • | 0 | ₹ } | Complement Carry |
| IN r (C) | Ç. | \$ | Х | 0 | Х | Р | 0 | • | Input Register Indirect |
| INI, IND, OUTI ; OUTD INIR ; INDR ; OTIR ; OTDR | X | 1 | X X | X X | X | × | 1 | • | Block Input and Output. $Z = 0$ if $B \neq $ otherwise $Z = 0$ |
| LDI ; LDD LDIR ; LDDR | X | X X | X | 0 | X | ÷ 0 | 0 0 | • | Block Transfer Instructions. $P/V = 1$ if $BC \neq 0$, otherwise $P/V = 0$ |
| CPI ; CPIR ; CPD ; CPDR | X | * | Х | × | X | \$ | 1 | • | Block Search Instructions. $Z = 1$ if $A = (HL)$, otherwise $Z = 0$. $P/V = 1$ if $BC \neq 0$, otherwise $P/V = 0$. |
| LD A, I; LD A, R | \$ | \$ | Х | 0 | X | IFF | 0 | • | The content of the interrupt enable flip-flop (IFF) is copied into P/V flag. |
| BIT b, s | X | ÷ | X | 1 | X | Х | 0 | • | The state of bit b of location is copied into the Z flag. |

PIN DESCRIPTIONS

Ao-A₁₅. Address Bus (Output, Active High, 3-state). Ao-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64 K bytes) and for I/O device exchanges.

BUSACK. Bus Acknowledge (Output, Active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (Input, Active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

D₀-D₇. Data Bus (Input/Output), active High, 3-state). D₀-D₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. Halt State (Output, Active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can be resumed.

While halted, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Request (Input, Active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

IORQ. Input/Output Request (Output, Active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation.

IORQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indicate that

an interrupt response vector can be placed on the data bus.

M1. Machine <u>Cycle One</u> (Output, Active Low). M1, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (Output, Active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. Non-Maskable Interrupt (Input, Negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Read (Output, Active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. Reset (Input, Active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state.

Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. Refresh (Output, Active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

WAIT. Wait (Input, Active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. Write (Output, Active Low, (3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

CPU TIMING

The Z80C CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.


INSTRUCTION OPCODE FETCH

The CPU places the contents of the Program

Figure 5: Instruction Opcode Fetch.

Counter (PC) on the address bus at the start of the cycle (figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the \overline{WAIT} input with the falling edge of clock state T_2 . During clock states T_3 and T_4 of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



Note: Tw-Wait cycle added when necessary for slow ancilliary devices.


MEMORY READ OR WRITE CYCLES

Figure 6 shows the timing of memory read or write cycles other than an opcode fetch (M1) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle, MREQ also

becomes active when the address bus is stable.

The WR line is active when the data bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories

Figure 6: Memory Read or Write Cycles.




INPUT OR OUTPUT CYCLES

Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automati-

cally inserts a single Wait state Tw). This extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.

Figure 7: Input or Output Cycles.



Note: Tw* = One Wait cycle automatically inserted by CPU.


INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (figure 8). When an interrupt is accepted,

a special M1 cycle is generated.

During this M1 cycle, IORQ becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.

Figure 8: Interrupt Request/Acknowledge Cycle.



Notes: 1. T_L = Last state of previous instruction.


2. Two Wait cycles automatically inserted by CPU (*).

NON-MASKABLE INTERRUPT REQUEST CYCLE

NMI is sampled at the same time as the maskable interrupt input INT bus has higher priority and cannot be disabled under software control. The sub-

sequent timing is similar to that of a normal instruction fetch except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the NMI service routine located at address 0066H (figure 9).

Figure 9: Non-maskable Interrupt Request Operation.




Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge must occur no later than the rising edge of the clock cycle preceding TLAST.

BUS REQUEST/ACKNOWLEDGE CYCLE

The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR lines

to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.

Figure 10: Z-Bus Request/Acknowledge Cycle.



Notes: 1. T_L = Last state of any M cycle.

2. Tx = An arbitrary clock cycle used by requesting device.

HALT ACKNOWLEDGE CYCLE


When the CPU receives an Halt <u>instruction</u>, it executes NOP states until either an INT or <u>NMI input</u> is received. When in the Halt state, the HALT output is active and remains so until an interrupt is processed (figure 11).

RESET CYCLE

RESET must be active for at least three clock cycles


Figure 11: Halt Acknowledge Cycle.

for the CPU to properly accept it. As long a RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes inactive, three internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000 (figure 12).



Note: INT will also force a Halt exit.

Figure 12: Reset Cycle.



28/32

SGS-THOMSON MICROELECTRONICS

40

^{*} See note, Figure 9.

POWER DOWN

When the CPU system clock is stopped at either a high or low level, the CPU stops its operation and maintains registers and control signals.

However I_{CC2} Stand-by Supply Current is guaranteed only when the supplied system clock is stopped at a low level during T4 state of the following machine cycle (actually that is M1 cycle and executes NOP instruction) next to OPcode fetch cycle of HALT instruction. The timing diagram when POWER DOWN function is implemented by HALT instruction is shown in figure 13.

This function can be easily realized when a clock generator controller is connected with the CPU.

RELEASE FROM POWER DOWN STATE


The system clock must be supplied to the CPU to release power down state.

When the system clock is supplied to the CPU CLK terminal, CPU restarts operation continuously from the state when power down function has been implemented.

Note the followings when release from power down state.

- (1) When external oscillator has been stopped to enter power down state, some warming-up time may be required to obtain precious and stable system clock for release from power down state.
- (2) When HALT instruction is executed to enter power down state, the <u>CPU</u> will enter <u>HALT</u> state. An interrupt signal (NMI or INT) or RESET signal must be generated after the system clock is supplied to release power down state. Otherwise the CPU is still in HALT state even if the system clock is supplied.

Figure 13: Timing Diagram of Power Down Function by Halt Instruction.



AC CHARACTERISTICS

| | | | Z840 | COOA | Z840 | C00B | Z846 | COOH |
|----------|-------------|--|--------|------|-------------|----------|----------|------|
| N° | Symbol | Parameter | Min. | Max. | | Max. | Min. | Max. |
| | | | (ns) | (ns) | (ns) | (ns) | (ns) | (ns) |
| 1 | TcC | Clock Cycle Time | 250 | DC | 165 | DC | 125 | DC |
| 2 | TwCh | Clock Pulse Width (high) | 110 | DC | 65 | DC | 55 | DC |
| 3 | TwCl | Clock Pulse Width (low) | 110 | DC | 65 | DC | 55 | DC |
| 4 | TfC | Clock Fall Time | | 30 | | 20 | <u> </u> | 10 |
| 5 | TrC | Clock Rise Time | | 30 | ↓ | 20 | ↓ | 10 |
| 6 | TdCr(A) | Clock ↑ to Address Valid Delay | | 110 | <u> </u> | 90 | ↓ | 80 |
| 7 | TdA(MREQf) | Address Valid to MREQ ↓ Delay | 65 | | 35 | <u> </u> | 20 | 1 |
| 8 | TdCf(MREQf) | Clock ↓ to MREQ ↓ Delay | | 85 | | 70 | | 60 |
| 9 | TdCr(MREQr) | Clock ↑ to MREQ ↑ Delay | | 85 | | 70 | | 60 |
| 10 | TwMREQh | MREQ Pulse Width (high) | 110 | | 65 | | 45 | |
| 11 | TwMREQI | MREQ Pulse Width (low) | 220 | | 135 | | 100 | |
| 12 | TdCf(MREQr) | Clock ↓ to MREQ ↑ Delay | | 85 | | 70 | | 60 |
| 13 | TdCf(RDf) | Clock ↓ to RD ↓ Delay | \top | 95 | | 80 | | 70 |
| 14 | TdCr(RDr) | Clock ↑ to RD ↑ Delay | | 85 | | 70 | | 60 |
| 15 | TsD(Cr) | Data Setup Time to Clock ↑ | 35 | | 30 | | 30 | |
| 16 | ThD(RDr) | Data Hold Time to RD ↑ | 0 | | 0 | | 0 | |
| 17 | TsWAIT(Cf) | WAIT Setup Time to Clock ↓ | 70 | | 60 | | 50 | |
| 18* | ThWAIT(Cf) | WAIT Hold Time after Clock ↓ | 10 | | 10 | | 10 | |
| 19 | TdCr(Mlf) | Clock ↑ to MI ↓ Delay | 1 | 100 | | 80 | | 70 |
| 20 | TdCr(Mir) | Clock ↑ to MI ↑ Delay | | 100 | | 80 | | 70 |
| 21 | TdCr(RFSHf) | Clock ↑ to RFSH ↓ Delay | | 130 | | 110 | | 95 - |
| 22 | TdCr(RFSHr) | Clock ↑ to RFSH ↑ Delay | | 120 | | 100 | | 85 |
| 23 | TdCf(RDr) | Clock ↓ to RD ↑ Delay | | 85 | | 70 | | 60 |
| 24 | TdCr(RDf) | Clock ↑ to RD ↓ Delay | 1 | 85 | | 70 | | 60 |
| 25 | TsD(Cf) | Data Setup to Clock ↓ during M ₂ , M ₃ , M ₄ or M ₅ Cycles | 50 | | 40 | | 30 | |
| 26 | TdA(IOROf) | Address Stable Prior to IORQ ↓ | 180 | | 110 | | 75 | |
| 27 | TdCr(IOROf) | Clock ↑ to IORQ ↓ Delay | \top | 75 | | 65 | | 55 |
| 28 | TdCf(IORQr) | Clock ↓ to IORQ ↑ Delay | | 85 | | 70 | | 60 |
| 29 | TdCf(WRf) | Data Stable Prior to WR ↓ | 80 | | 25 | | 5 | |
| 30 | TdDf(WRf) | Clock ↓ to WR ↓ Delay | 1 | 80 | | 70 | | 60 |
| 31 | TwWR | WR Pulse Width | 220 | 1 | 135 | 1 | 100 | |
| 32 | TdCf(WRr) | Clock ↓ to WR ↑ Delay | 1 | 80 | | 70 | | 60 |
| 33 | TdD(WRf) | Data Stable Prior to WR ↓ | - 10 | ,† | - 55 | + | - 55 | |
| 34 | TdCr(WRf) | Clock ↑ to WR ↓ Delay | 1 | 65 | | 60 | 1 | 55 |
| 35 | TdWRr(D) | Data Stable from WR ↑ | 60 | 1 | 30 | + | 15 | |
| \vdash | TdCf(HALT) | Clock ↓ to HALT ↑ or ↓ | + | 300 | | 260 | + | 225 |

Note: * Not compatible with NMOS Specifications.



AC CHARACTERISTICS (continued)

| | | | Z840 | C00A | Z840 | 00B | Z840 | СООН |
|-----|---------------|--|--------------|--------------|--------------|--------------|--------------|--------------|
| N° | Symbol | Parameter | Min. (ns) | Max. (ns) | Min. (ns) | Max. (ns) | Min. (ns) | Max. (ns) |
| 37 | TwNMI | NMI Pulse Width | | 80 | | 70 | | 60 |
| 38 | TsBUSREQ(Cr) | BUSREQ Setup Time to Clock ↑ | 50 | | 50 | | 40 | |
| 39* | TcBUSUREQ(Cr) | BUSREQ Hold Time after Clock ↑ | 10 | | 10 | | 10 | |
| 40 | TdCr(BUSACKf) | Clock ↑ to BUSACK ↓ Delay | | 100 | | 90 | | 80 |
| 41 | TdCf(BUSACKr) | Clock ↓ to BUSACK ↑ Delay | | 100 | | 90 | | 80 |
| 42 | TdCr(Tz) | Clock ↑ to Data Float Delay | | 90 | | 80 | | 70 |
| 43 | TdCr(CTz) | Clock <u>↑ to Control Outpu</u> ts Float Delay (MREQ, IORQ, RD, and WR) | | 80 | | 70 | | 60 |
| 44 | TdCr(Az) | Clock ↑ to Address Float Delay | | 90 | | 80 | | 70 |
| 45 | TdCTr(A) | MREQ ↑, IORQ ↑, RD ↑, and WR ↑ to Address Hold Time | 80 | | 35 | | 20 | |
| 46 | TsRESET(Cr) | RESET to Clock ↑ Setup Time | 60 | | 60 | | 45 | |
| 47* | ThRESET(Cr) | RESET to Clock ↑ Hold Time | 10 | | 10 | | 10 | |
| 48 | TsINTf(Cr) | INT to Clock ↑ Setup Time | 80 | | 70 | | 55 | |
| 49* | ThINTr(Cr) | INT to Clock ↑ Hold Time | 10 | | 10 | | 10 | |
| 50 | TdMlf(IORQf) | MI ↓ to IORQ ↓ Delay | 565 | | 365 | | 270 | |
| 51 | TdCf(IORQf) | Clock ↓ to IORQ ↓ Delay | | 85 | | 70 | | 60 |
| 52 | TdCf(IORQr) | Clock ↑ to IORQ ↑ Delay | | 85 | | 70 | | 60 |
| 53 | TdCf(D) | Clock ↓ to Data Valid Delay | | 150 | | 130 | | 115 |

Note: * Not compatible with NMOS Specification.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|--|--------------------------------|------|
| Vcc | V _{CC} Supply Voltage with Respect to V _{SS} | - 0.5 to 7 | V |
| VIN | Input Voltage | - 0.5 to V _{CC} + 0.5 | V |
| PD | Power Dissipation (T _A = 85 °C) | 250 | mW |
| TSOLDER | Soldering Temperature (soldering time 10 sec) | 260 | -C |
| T _{sta} | Storage Temperature | - 65 to 150 | °C |
| Toor | Operating Temperature | - 40 to 85 | °C |



DC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|---------------------|--|---|-----------------------|---------------|-----------------------|----------------|
| VILC | Clock Input Low Voltage | | - 0.3 | - | 0.6 | V |
| V _{IHC} | Clock Input High Voltage | | V _{CC} - 0.6 | - | V _{CC} + 0.3 | V |
| V _{IL} | Input Low Voltage (except CLK) | | - 0.5 | - | 0.8 | ٧ |
| V _{IH} | Input High Voltage (except CLK) | | 2.2 | - | Vcc | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.0 mA | _ | _ | 0.4 | ٧ |
| V _{OH1} | Output High Voltage (1) | I _{OH} = - 1.6 mA | 2.4 | - | - | V |
| V _{OH2} | Output High Voltage (2) | I _{OH} = - 250 μA | V _{CC} - 0.8 | - | - | V |
| ILI | Input Leakage Current | $V_{SS} \leq V_{IN} \leq V_{CC}$ | _ | - | 10 | μА |
| ILO | 3-State Output Leakage Current in Float | $V_{SS} + 0.4 \le V_{OUT} \le V_{CC}$ | - 10 | - | 10 | μА |
| Icc1 | Operating Supply Current 4 MHz 6 MHz 8 MHz | V _{CC} = 5 V, V _{IL} = 0.2 V V _{IH} = V _{CC} - 0.2 V | - - - | 9 15 20 | 15 22 25 | mA mA mA |
| I _{GC2(1)} | Stand-by Supply Current | $V_{CC} = 5 \text{ V}$ $CLK = (1)$ $V_{1L} = V_{CC} - 0.2 \text{ V}$ $V_{1H} = 0.2 \text{ V}$ | - | 0.5 | 10 | μА |

Note: 1. lcc2 Stand-by Current is guaranteed only when the supplied clock is stopped at a low level during T4 state of the following machine cycle (M1) next to OPcode fetch cycle of HALT instruction.

TEST CONDITIONS

 $T_A = -40 \,^{\circ}\text{C} \text{ to} + 85 \,^{\circ}\text{C}$

 $V_{CC} = 5 V \pm 10 \%$

 $V_{SS} = 0 V$

AC test conditions

 Inputs except CLK (clock) are driven at 2.4 V for a logic "1" and 0.4 V for a logic "0". Clock input is driven at $V_{CC} = 0.6 \text{ V}$ for a logic "1" and 0.6 V for a logic "0".

■ Timing measurements are made at 2.2 V for a logic "1" and 0.8 V for a logic "0".

All AC parameters assume a load capacitance of 100 pF.

ORDERING INFORMATION

| Туре | Package | Temp. | Clock | Description |
|--|--|---|-------|---|
| Z84C00AB6 Z84C00AD6 Z84C00AD2 Z84C00AC6 | DIP-40 (plastic) DIP-40 (ceramic) DIP-40 (ceramic) PLCC44 (plastic chip-carrier) | - 40/+ 85°C - 40/+ 85°C - 55/+125°C - 40/+ 85°C | 4 MHz | Z80C Central Processing Unit CMOS Version |
| Z84C00BB6 Z84C00BD6 Z84C00BD2 Z84C00BC6 | DIP-40 (plastic) DIP-40 (ceramic) DIP-40 (ceramic) PLCC44 (plastic chip-carrier) | - 40/ + 85°C - 40/ + 85°C - 55/ + 125°C - 40/ + 85°C | 6 MHz | |
| Z84C00HB6 Z84C00HD6 Z84C00HC6 | DIP-40 (plastic) DIP-40 (ceramic) PLCC44 (plastic chip-carrier) | - 40/+ 85°C - 40/+ 85°C - 40/+ 85°C | 8 MHz | |

32/32

SGS-THOMSON MICROELECTRONICS

44