

T-52-31

54AC16474, 54ACT16474


74AC16474, 74ACT16474

18-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

T10250—D3573, JUNE 1990

- Members of Texas Instruments Widebus™ Family
- Packaged in Shrink Small-Outline 300-mil Packages (SSOP) and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Pin Spacings
- Inputs are TTL- or CMOS-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C

54AC16474, 54ACT16474 ... WD PACKAGE
74AC16474, 74ACT16474 ... DL PACKAGE
(TOP VIEW)



description

The 'AC16474 and 'ACT16474 are noninverting 18-bit registered bus transceivers composed of two 9-bit sections with separate control signals. For either 9-bit transceiver section, data flow in the A-to-B mode is controlled by output-enable (1OEAB or 2OEAB) and clock (1CLKAB or 2CLKAB) inputs. When 1OEAB (or 2OEAB) is low, the corresponding B outputs are active (high or low logic levels) and take on either the current A-bus data on a low-to-high transition of 1CLKAB (or 2CLKAB) or the previously stored A-bus data if 1CLKAB (or 2CLKAB) is low.

When 1OEAB (or 2OEAB) is high, the corresponding B outputs are in the high-impedance state. 1OEAB (or 2OEAB) does not affect the operation of the internal registers. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Data flow from B to A is similar, but uses 1OEBA and/or 2OEBA and 1CLKBA and/or 2CLKBA.

FUNCTION TABLE, EACH SECTION†

INPUTS		LATCH DATA	B OUTPUTS
CLKAB	OEAB		
L	L	Previous A Data	Previous A Data
L	H	Previous A Data	Z
↑	L	Current A Data	Current A Data
↑	H	Current A Data	Z

† A-to-B data flow is shown. B-to-A data flow is controlled analogously by CLKBA and OEBA.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1990, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

T-52-31-00

54AC16474, 54ACT16474
74AC16474, 74ACT16474
18-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS



T10250-D3573, JUNE 1990

The 74AC16474 and 74ACT16474 are packaged in TI's shrink small-outline package (SSOP) with 25-mil center-to-center pin spacings. This package provides twice the I/O pin count and functionality of a standard small-outline package in the same printed-circuit-board area.

The 'AC16474 has CMOS-compatible input thresholds. The 'ACT16474 has TTL-compatible input thresholds.

The 54AC16474 and 54ACT16474 are characterized over the full military temperature range of -55°C to 125°C. The 74AC16474 and 74ACT16474 are characterized for operation from -40°C to 85°C.

logic diagram (positive logic)



PRODUCT PREVIEW