Integrated Device Technology, Inc.

## CMOS PARALLEL-TO-SERIAL FIFO

$256 \times 16,512 \times 16,1024 \times 16$

## FEATURES:

- 25 ns parallel port access time, 35 ns cycle time
- 45 MHz serial output shift rate
- Wide x16 organization offering easy expansion
- Low power consumption ( 50 mA typical)
- Least/Most Significant Bit first read selected by asserting the FL/DIR pin
- Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full
- Dual-Port zero fall-through architecture
- Available in 28 -pin 300 mil plastic DIP, 28 -pin SOIC, and 32-pin PLCC


## DESCRIPTION:

The IDT72105/72115/72125s are very high-speed, lowpower,dedicated, parallel-to-serial FIFOs. These FIFOs possess a 16-bit parallel input port and a serial output port with 256, 512 and 1 K word depths, respectively.

The ability to buffer wide word widths (x16) make these FIFOs ideal for laser printers, FAX machines, local area networks (LANs), video storage and disk/tape controller applications.

Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.

The unique serial output port is driven by one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant Bit can be read first by programming the DIR pin after a reset.

Monitoring the FIFO is eased by the availability of four status flags: Empty, Full, Half-Full and Almost-Empty/AlmostFull. The Full and Empty flags prevent any FIFO data overflow or underflow conditions. The Half-Full Flag is available in both single and expansion mode configurations. The Almost-Empty/ Almost-Full Flag is available only in a single device mode.

The IDT72105/15/25 are fabricated using IDT's leading edge, submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of Mil-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



## PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D0-D15 | Inputs | 1 | Data inputs for 16-bit wide data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\operatorname{RS}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ go HIGH . $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ go LOW. A reset is required before an initial WRITE after power-up. $\bar{W}$ must be high during the $\overline{\mathrm{RS}}$ cycle. Also the First Load pin ( $\overline{\mathrm{FL}})$ is programmed only during Reset. |
| $\overline{\text { W }}$ | Write | I | A write cycle is initiated on the falling edge of WRITE if the Full Flag ( $\overline{\mathrm{FF}}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation. |
| SOCP | Serial Output Clock | I | A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag ( $\overline{\mathrm{E}} \overline{\mathrm{F}}$ ) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together. |
| $\overline{\text { FL/DIR }}$ | First Load/ Direction | 1 | This is a dual purpose input used in the width and depth expansion configurations. The First Load ( $\overline{\mathrm{FL}}$ ) function is programmed only during Reset $(\overline{\mathrm{RS}}$ ) and a LOW on $\overline{\mathrm{FL}}$ indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) pin controls shift direction after Reset and tells the device whether to read out the Least Significant or Most Significant bit first. |
| RSIX | Read Serial In Expansion | I | In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device. |
| SO | Serial Output | O | Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | When $\overline{\mathrm{FF}}$ goes LOW, the device is full and further WRITE operations are inhibited. When $\overline{\mathrm{FF}}$ is HIGH, the device is not full. |
| $\overline{\mathrm{E}} \mathrm{F}$ | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\mathrm{EF}}$ is HIGH, the device is not empty. |
| $\overline{\mathrm{HF}}$ | Half-Full Flag | 0 | When $\overline{\mathrm{HF}}$ is LOW, the device is more than half-full. When $\overline{\mathrm{HF}}$ is HIGH , the device is empty to half-full. |
| RSOX/AEF | Read Serial Out Expansion Almost-Empty, Almost-Full Flag | 0 | This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an $\overline{\mathrm{AEF}}$ output pin. When AEF is LOW, the device is empty-to-( $1 / 8$ full -1 ) or ( $7 / 8$ full +1 )-to-full. When $\overline{\mathrm{AEF}}$ is HIGH , the device is $1 / 8$-full up to $7 / 8$-full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or daisy chain expansion. |
| Vcc | Power Supply |  | Single power supply of 5V. |
| GND | Ground |  | Single ground of 0V. |

## STATUS FLAGS

| Number of Words in FIFO |  |  | $\overline{\mathrm{FF}}$ | $\overline{\text { AEF }}$ | $\overline{\mathrm{HF}}$ | $\overline{\mathrm{EF}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72105 | IDT72115 | IDT72125 |  |  |  |  |
| 0 | 0 | 0 | H | L | H | L |
| 1-31 | 1-63 | 1-127 | H | L | H | H |
| 32-128 | 64-256 | 128-512 | H | H | H | H |
| 129-224 | 257-448 | 513-896 | H | H | L | H |
| 225-255 | 449-511 | 897-1023 | H | L | L | H |
| 256 | 512 | 1024 | L | L | L | H |

2665 tbl 02

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

NOTE:
2665 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH $^{\text {VIL }}{ }^{(1)}$ | Input High Voltage | 2.0 | - | - | V |
|  | Input Low Voltage | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72105/IDT72115/ IDT72125 Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| I IL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | $\mu \mathrm{A}$ |
| IoL ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage Iout = -2mA ${ }^{(5)}$ | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage Iout = 8mA ${ }^{(6)}$ | - | - | 0.4 | V |
| Icc1 ${ }^{(3)}$ | Power Supply Current | - | 50 | 100 | mA |
| IcC2 ${ }^{(3)}$ | Average Standby Current $(\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{DIR}=\mathrm{VIH})(\mathrm{SOCP}=\mathrm{VIL})$ | - | 4 | 8 | mA |
| Icc3 ${ }^{(3,4,7)}$ | Power Down Current | - | 1 | 6 | mA |

## NOTES:

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{Vin} \leq \mathrm{Vcc}$.
2. $\mathrm{SOCP}=\mathrm{VIL}, 0.4 \leq \mathrm{VoUT} \leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open.
4. $\underline{\mathrm{RS}}=\underline{\mathrm{FL}} / \mathrm{DIR}=\underline{\mathrm{W}}=\mathrm{Vcc}-0.2 \mathrm{~V} ; \mathrm{SOCP}=0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{Vcc}-0.2$ or $\leq 0.2 \mathrm{~V}$
5. For SO, IOUT $=-4 m A$.
6. For SO, lout $=16 \mathrm{~mA}$.
7. Measurements are made after reset.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Figure | COM'L |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline 72105 \mathrm{~L} 25 \\ & \text { 72115L25 } \\ & \text { 72125L25 } \end{aligned}$ |  | $\begin{aligned} & \text { 72105L50 } \\ & \text { 72115L50 } \\ & \text { 72125L50 } \end{aligned}$ |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| ts | Parallel Shift Frequency | - | - | 28.5 | - | 15 | MHz |
| tsocp | Serial Shift Frequency | - | - | 50 | - | 40 | MHz |

PARALLEL INPUT TIMINGS

| twc | Write Cycle Time | 2 | 35 | - | 65 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| twPW | Write Pulse Width | 2 | 25 | - | 50 | - | ns |
| twr | Write Recovery Time | 2 | 10 | - | 15 | - | ns |
| tDS | Data Set-up Time | 2 | 12 | - | 15 | - | ns |
| tDH | Data Hold Time | 2 | 0 | - | 2 | - | ns |
| twEF | Write High to $\overline{\mathrm{EF}}$ HIGH | 5,6 | - | 35 | - | 45 | ns |
| tWFF | Write Low to $\overline{\text { FF LOW }}$ | 4,7 | - | 35 | - | 45 | ns |
| twF | Write Low to Transitioning $\overline{\text { HF }}, \overline{\text { AEF }}$ | 8 | - | 35 | - | 45 | ns |
| tWPF | Write Pulse Width After $\overline{\overline{F F}} \mathrm{HIGH}$ | 7 | 25 | - | 50 | - | ns |

## SERIAL OUTPUT TIMINGS

| tsocp | Serial Clock Cycle Time | 3 | 20 | - | 25 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| tsocw | Serial Clock Width HIGH/LOW | 3 | 8 | - | 10 | - | ns |
| tsOPD | SOCP Rising Edge to SO Valid Data | 3 | - | 14 | - | 15 | ns |
| tsohz | SOCP Rising Edge to SO at High-Z ${ }^{(1)}$ | 3 | 3 | 14 | 3 | 15 | ns |
| tsolz | SOCP Rising Edge to SO at Low-Z ${ }^{(1)}$ | 3 | 3 | 14 | 3 | 15 | ns |
| tsOCEF | SOCP Rising Edge to $\overline{\text { EF LOW }}$ | 5,6 | - | 35 | - | 45 | ns |
| tsOCFF | SOCP Rising Edge to $\overline{\text { FF HIGH }}$ | 4,7 | - | 35 | - | 45 | ns |
| tsOCF | SOCP Rising Edge to Transitioning | 8 | - | 35 | - | 45 | ns |
| HF, $\overline{\text { AEF }}$ |  | 6 | 35 | - | 65 | - | ns |

## RESET TIMINGS

| tRSC | Reset Cycle Time | 1 | 35 | - | 65 | - | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| tRS | Reset Pulse Width | 1 | 25 | - | 50 | - | ns |
| tRSS | Reset Set-up Time | 1 | 25 | - | 50 | - | ns |
| tRSR | Reset Recovery Time | 1 | 10 | - | 15 | - | ns |

EXPANSION MODE TIMINGS

| tFLS | FL Set-up Time to $\overline{\mathrm{RS}}$ Rising Edge | 9 | 7 | - | 8 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tFLH | $\overline{\mathrm{FL}}$ Hold Time to $\overline{\mathrm{RS}}$ Rising Edge | 9 | 0 | - | 2 | - | ns |
| tDIRS | DIR Set-up Time to SOCP Rising Edge | 9 | 10 | - | 12 | - | ns |
| tDIRH | DIR Hold Time from SOCP Rising Edge | 9 | 5 | - | 5 | - | ns |
| tsoxD1 | SOCP Rising Edge to RSOX Rising Edge | 9 | - | 15 | - | 17 | ns |
| tSOXD2 | SOCP Rising Edge to RSOX Falling Edge | 9 | - | 15 | - | 17 | ns |
| tSIXS | RSIX Set-up Time to SOCP Rising Edge | 9 | 5 | - | 8 | - | ns |
| tsIXPW | RSIX Pulse Width | 9 | 10 | - | 15 | - | ns |

NOTE:

1. Values guaranteed by design

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure A |
| 2665 tbl 07 |  |

CAPACITANCE ( $\mathrm{T} A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| Cout | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 12 | pF |
| NOTE: |  |  |  |  |

1. This parameter is sampled and not $100 \%$ tested.

## FUNCTIONAL DESCRIPTION

## Parallel Data Input

The device must be reset before beginning operation so that all flags are set to their initial state. In width or depth expansion the First Load pin ( $\overline{\mathrm{FL}}$ ) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the Do15 input data lines. A write cycle is initiated on the falling edge of the Write $(\bar{W})$ signal provided the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. If the $\bar{W}$ signal changes from HIGH-to-LOW and the Full Flag ( $\overline{\mathrm{FF}}$ ) is already set, the write line is internally inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the

or equivalent circuit
Figure A. Output Load
*Includes jig and scope capacitances.
rising edge of Write. On the rising edge of $\bar{W}$, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

## Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first, depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.


Figure 1. Reset


Figure 2. Write Operation


1. In Single Device Mode, SO will not tri-state except after reset.

Figure 3. Read Operation


Figure 4. Full Flag from Last Write to First Read


NOTE:

1. SOCP should not be clocked until $\overline{\mathrm{EF}}$ goes HIGH .

Figure 5. Empty Flag from Last Read to First Write

DATA in $\qquad$


1. Once $\overline{E F}$ has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until $\overline{E F}$ goes HIGH.
2. In Single Device Mode, SO will not tri-state except after Reset. It will retain the last valid data.

Figure 6. Empty Boundary Condition Timing


1. Single Device Mode will not tri-state but will retain the last valid data.

Figure 7. Full Boundary Condition Timing


Figure 8. Half-Full, Almost-Full and Almost-Empty Timings


Figure 9. Serial Read Expansion

## OPERATING CONFIGURATIONS

## Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line is tied HIGH and indicates single device operation to the device. The RSOX/ $\overline{A E F}$ pin defaults to $\overline{\mathrm{AEF}}$ and outputs the Almost-Empty and Almost-Full Flag.

## Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together, as shown in Figure 11, and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the FL/DIR pin during reset. All other devices should be programmed HIGH on the FL/DIR pin at reset.


Figure 10. Single Device Configuration

| Mode |  | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathrm{FL}}$ | DIR | Read Pointer | Write Pointer | $\overline{\mathrm{AEF}, \overline{\mathrm{EF}}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |  |
| Reset | 0 | X | X | Location Zero | Location Zero | 0 | 1 | 1 |  |
| Read/Write | 1 | X | 0,1 | Increment $^{(1)}$ | Increment $^{(1)}$ | X | X | X |  |

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

Table 1. Reset and First Load Truth Table-Single Device Configuration

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1 -bit bus. NOTE: After reset, the level on the FL/DIR pin decides if the Least Significant or Most Significant

Bit is read first out of each device.
The three flag outputs, Empty ( $\overline{\mathrm{EF}}$ ), Half-Full ( $\overline{\mathrm{HF}}$ ) and Full (产), should be taken from the Most Significant Device (in the example, FIFO \#2). The Almost-Empty/Almost-Full flag is not available. The RSOX pin is used for expansion.


Figure 11. Width Expansion for 32-bit Parallel Data In

## Depth Expansion (Daisy Chain) Mode

The IDT72105/15/25 can easily be adapted to applications requiring greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25s and an IDT74FCT138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO is being written. A word of data must be written sequentially into each FIFO so that the data will be read in the correct sequence. The IDT72105/15/25 operates in the Depth Expansion Mode when the following conditions are met:

1. The first device must be programmed by holding FL LOW at Reset. All other devices must be programmed by holding FL HIGH at reset.
2. The Read Serial Out Expansion pin (RSOX) of each device must be tied to the Read Serial In Expansion pin (RSIX) of the next device (see Figure 12).
3. External logic is needed to generate composite Empty, Half-Full and Full Flags. This requires the OR-ing of all $\overline{E F}$, $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ Flags.
4. The Almost-Empty and Almost-Full Flag is not available due to using the RSOX pin for expansion.

## Compound Expansion (Daisy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

1. The RSOX-to-RSIX expansion signals are wrapped around sequentially.
2. The write $(\overline{\mathrm{W}})$ signal is expanded in width.
3. Flag signals are only taken from the Most Significant Devices.
4. The Least Significant Device in the array must be programmed with a LOW on FL/DIR during reset.


Figure 12. A $3 \mathrm{~K} \times 16$ Parallel-to-Serial FIFO using the IDT72125

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | DIR | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{HF}}, \overline{\mathrm{FF}}$ |
| Reset-First Device | 0 | 0 | X | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | X | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | 0,1 | X | X | X | X |

NOTE:

1. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \mathrm{FIR}=$ First Load/Direction, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{HF}}=$ Half- Full Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output.

Table 2. Reset and First Load Truth Table-Width/Depth Compound Expansion Mode


Figure 13. A 3K x 32 Parallel-to-Serial FIFO using the IDT72125

## ORDERING INFORMATION



