



Integrated Device Technology, Inc.

HIGH-SPEED 2K X 8 FOURPORT™ STATIC RAM

IDT7052S/L

FEATURES:

- High-speed access
 - Military: 20/25/35/45ns (max.)
 - Commercial: 15/20/25/35/45ns (max.)
- Low-power operation
 - IDT7052S
 - Active: 750mW (typ.)
 - Standby: 10mW (typ.)
 - IDT7052L
 - Active: 750mW (typ.)
 - Standby: 1.5mW (typ.)
- True Four-Port memory cells which allow simultaneous reads of the same memory locations
- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate $\overline{\text{BUSY}}$ input to control write-inhibit for each of the four ports
- Battery backup operation—2V data retention
- TTL-compatible; single 5V ($\pm 10\%$) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B

- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications


DESCRIPTION:

The IDT7052 is a high-speed 2K x 8 FourPort Static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location

FUNCTIONAL BLOCK DIAGRAM



The IDT logo and FourPort are trademarks of Integrated Device Technology, Inc.

2674 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1995


from all ports. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CMOS high-performance technology, this four port RAM typically operates on only 750mW of power. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μW

from a 2V battery.

The IDT7052 is packaged in a ceramic 108-pin PGA, a plastic 132-pin quad flatpack, and a 120-pin thin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


PIN CONFIGURATIONS



NOTES:

1. All V_{CC} pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. This text does not indicate orientation of the actual part-marking.


PIN CONFIGURATIONS (CONT'D.)



NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS (CONT'D.)



2674 drw 04

NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS^(1,2)

Symbol	Pin Name
A ₀ P1 – A ₁₀ P1	Address Lines – Port 1
A ₀ P2 – A ₁₀ P2	Address Lines – Port 2
A ₀ P3 – A ₁₀ P3	Address Lines – Port 3
A ₀ P4 – A ₁₀ P4	Address Lines – Port 4
I/O ₀ P1 – I/O ₇ P1	Data I/O – Port 1
I/O ₀ P2 – I/O ₇ P2	Data I/O – Port 2
I/O ₀ P3 – I/O ₇ P3	Data I/O – Port 3
I/O ₀ P4 – I/O ₇ P4	Data I/O – Port 4
R/W P1	Read/Write – Port 1
R/W P2	Read/Write – Port 2
R/W P3	Read/Write – Port 3
R/W P4	Read/Write – Port 4
GND	Ground
$\overline{\text{CE}}$ P1	Chip Enable – Port 1
$\overline{\text{CE}}$ P2	Chip Enable – Port 2
$\overline{\text{CE}}$ P3	Chip Enable – Port 3
$\overline{\text{CE}}$ P4	Chip Enable – Port 4
$\overline{\text{OE}}$ P1	Output Enable – Port 1
$\overline{\text{OE}}$ P2	Output Enable – Port 2
$\overline{\text{OE}}$ P3	Output Enable – Port 3
$\overline{\text{OE}}$ P4	Output Enable – Port 4
BUSY P1	Write Disable – Port 1
BUSY P2	Write Disable – Port 2
BUSY P3	Write Disable – Port 3
BUSY P4	Write Disable – Port 4
V _{CC}	Power

NOTES:

1. All V_{CC} pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.

2674 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +7.0	–0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	–55 to +125	°C
T _{BIAS}	Temperature Under Bias	–55 to +125	–65 to +135	°C
T _{STG}	Storage Temperature	–55 to +125	–65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

2674 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{CC} + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of V_{TERM} ≥ V_{CC} + 0.5V.

CAPACITANCE (TQFP Package Only)

(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	9	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	pF

NOTE:

2674 tbl 03

1. This parameter is determined by device characterization but is not production tested.
2. 3dV references the interpolated capacitance when the input and the output signals switch from 0V to 3V or from 3V to 0V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	–55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2674 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	–0.5 ⁽¹⁾	—	0.8	V

NOTE:

2674 tbl 05

1. V_{IL} ≥ –1.5V for pulse width less than 10ns.
2. V_{TERM} must not exceed V_{CC} + 0.5V.

**DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 5)** ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Condition	Version		IDT7052X15 COM'L. ONLY		IDT7052X20		Unit
					Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
Icc1	Operating Power Supply Current (All Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = 0^{(4)}$	MIL.	S	150	400	150	380	mA
				L	150	340	150	320	
			COM'L.	S	150	340	150	320	
				L	150	290	150	270	
Icc2	Dynamic Operating Current (All Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = f_{MAX}^{(5)}$	MIL.	S	240	420	230	410	mA
				L	210	360	200	350	
			COM'L.	S	260	390	240	370	
				L	230	345	210	325	
ISB	Standby Current (All Ports — TTL Level Inputs)	$\overline{CE} = V_{IH}$ $f = f_{MAX}^{(5)}$	MIL.	S	90	135	80	125	mA
				L	80	105	70	115	
			COM'L.	S	80	105	70	95	
				L	70	90	60	80	
ISB1	Full Standby Current (All Ports — All CMOS Level Inputs)	All Ports $\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$	MIL.	S	1.5	30	1.5	30	mA
				L	.3	4.5	.3	4.5	
			COM'L.	S	1.5	1.5	1.5	1.5	
				L	.3	.3	.3	.3	

Symbol	Parameter	Condition	Version		IDT7052X25		IDT7052X35		IDT7052X45		Unit
					Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
Icc1	Operating Power Supply Current (All Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = 0^{(4)}$	MIL.	S	150	315	150	360	150	360	mA
				L	150	310	150	300	150	300	
			COM'L.	S	150	300	150	300	150	300	
				L	150	250	150	250	150	250	
Icc2	Dynamic Operating Current (All Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = f_{MAX}^{(5)}$	MIL.	S	225	400	210	395	195	390	mA
				L	190	340	180	330	170	325	
			COM'L.	S	225	350	210	335	195	330	
				L	195	305	180	290	170	285	
ISB	Standby Current (All Ports — TTL Level Inputs)	$\overline{CE} = V_{IH}$ $f = f_{MAX}^{(5)}$	MIL.	S	45	115	40	110	35	105	mA
				L	40	85	35	80	30	75	
			COM'L.	S	60	85	40	75	35	70	
				L	50	70	35	60	30	55	
ISB1	Full Standby Current (All Ports — All CMOS Level Inputs)	All Ports $\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$	MIL.	S	1.5	30	1.5	30	1.5	30	mA
				L	.3	4.5	.3	4.5	.3	4.5	
			COM'L.	S	1.5	1.5	1.5	1.5	1.5	1.5	
				L	.3	1.5	.3	1.5	.3	1.5	

NOTES:

1. "X" in part number indicates power rating (S or L).
2. $V_{CC} = 5V$, $T_A = +25^\circ C$ and are not production tested.
3. $f = 0$ means no address or control lines change.
4. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
5. For the case of one port, divide the appropriate current above by four.

2674 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7052S		IDT7052L		Unit
			Min.	Max.	Min.	Max.	
$ I_{LI} $	Input Leakage Current ⁽¹⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
$ I_{LO} $	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = 4mA$	—	0.4	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

NOTES:

1. At $V_{CC} \leq 2.0V$ input leakages are undefined.

2674 tbl 06

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) $V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
V_{DR}	V_{CC} for Data Retention	$V_{CC} = 2V$	2.0	—	—	V
I_{CCDR}	Data Retention Current	$\overline{CE} \geq V_{HC}$	MIL.	—	25	μA
		$V_{IN} \geq V_{HC} \text{ or } \leq V_{LC}$	COM'L.	—	25	
$t_{CDR}^{(3)}$	Chip Deselect to Data Retention Time		0	—	—	ns
$t_R^{(3)}$	Operation Recovery Time		$t_{RC}^{(2)}$	—	—	ns

NOTES:


1. $V_{CC} = 2V, T_A = +25^\circ C$

2. t_{RC} = Read Cycle Time

3. This parameter is guaranteed but not production tested.

2674 tbl 08

LOW V_{CC} DATA RETENTION WAVEFORM



2674 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2674 tbl 09





Figure 1. Output Test Load
(for $t_{LZ}, t_{HZ}, t_{WZ}, t_{OW}$)



2674 drw 06

Figure 2. Output Test Load
(for $t_{LZ}, t_{HZ}, t_{WZ}, t_{OW}$)
*Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽³⁾

Symbol	Parameter	IDT7052X15 COM'L. ONLY		IDT7052X20		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	15	—	20	—	ns
tAA	Address Access Time	—	15	—	20	ns
tACE	Chip Enable Access Time	—	15	—	20	ns
tAOE	Output Enable Access Time	—	8	—	10	ns
tOH	Output Hold from Address Change	0	—	0	—	ns
tLZ	Output Low-Z Time ^(1, 2)	5	—	5	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	12	—	12	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	15	—	20	ns


Symbol	Parameter	IDT7052X25		IDT7052X35		IDT7052X45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
tRC	Read Cycle Time	25	—	35	—	45	—	ns
tAA	Address Access Time	—	25	—	35	—	45	ns
tACE	Chip Enable Access Time	—	25	—	35	—	45	ns
taOE	Output Enable Access Time	—	15	—	25	—	30	ns
tOH	Output Hold from Address Change	0	—	0	—	0	—	ns
tLZ	Output Low-Z Time ^(1, 2)	5	—	5	—	5	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	—	20	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	25	—	35	—	45	ns

NOTES:

1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with the Output Test Load (Figures 1 and 2).
2. This parameter is guaranteed but is not production tested.
3. "X" in part number indicates power rating (S or L).

2674 tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT⁽¹⁾




NOTE:

1. $R/W = V_{IH}$, $\overline{OE} = V_{IL}$, and $\overline{CC} = V_{IL}$.

2674 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT^(1, 3)



2674 drw 08

NOTES:

1. R/W = V_{IH} for Read Cycles.
2. Addresses valid prior to or coincident with \overline{CE} transition LOW.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Symbol	Parameter	IDT7052X15 COM'L. ONLY		IDT7052X20		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	15	—	20	—	ns
tEW	Chip Enable to End-of-Write	12	—	15	—	ns
tAW	Address Valid to End-of-Write	12	—	15	—	ns
tAS	Address Set-up Time	0	—	0	—	ns
tWP	Write Pulse Width ⁽³⁾	12	—	15	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tDW	Data Valid to End-of-Write	12	—	15	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	12	—	15	ns
tDH	Data Hold Time	0	—	0	—	ns
twZ	Write Enabled to Output in High-Z ^(1, 2)	—	12	—	12	ns
tOW	Output Active from End-of-Write ^(1, 2)	0	—	0	—	ns
twDD	Write Pulse to Data Delay ⁽⁴⁾	—	25	—	35	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾	—	20	—	30	ns
BUSY INPUT TIMING						
twB	Write to $\overline{\text{BUSY}}$ ⁽⁵⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁶⁾	12	—	15	—	ns

NOTES:

1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed but is not production tested.
3. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tWP or (twZ + tDW) to allow the I/O drivers to turn off data to be placed on the bus for the required tDW. If \overline{OE} is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP. Specified for \overline{OE} at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
5. To ensure that the write cycle is inhibited on port "A" during contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.
6. To ensure that a write cycle is completed on port "A" after contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.
7. "X" in part number indicates power rating.

2674 tbl 11

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


Symbol	Parameter	IDT7052X25		IDT7052X35		IDT7052X45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tWC	Write Cycle Time	25	—	35	—	45	—	ns
tEW	Chip Enable to End-of-Write	20	—	30	—	35	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	35	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽³⁾	20	—	30	—	35	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	—	20	—	20	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	—	20	ns
tDH	Data Hold Time	0	—	0	—	0	—	ns
twZ	Write Enabled to Output in High-Z ^(1, 2)	—	15	—	15	—	20	ns
tOW	Output Active from End-of-Write ^(1, 2)	0	—	0	—	0	—	ns
twDD	Write Pulse to Data Delay ⁽⁴⁾	—	45	—	55	—	65	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾	—	35	—	45	—	55	ns
BUSY INPUT TIMING								
twB	Write to $\overline{\text{BUSY}}$ ⁽⁵⁾	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁶⁾	15	—	20	—	20	—	ns

NOTES:

2674 tbl 11


1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed but is not production tested.
3. If $\overline{\text{OE}}$ is LOW during a R/ $\overline{\text{W}}$ controlled write cycle, the write pulse width must be the larger of tWP or (twZ + tOW) to allow the I/O drivers to turn off data to be placed on the bus for the required tOW. If $\overline{\text{OE}}$ is high during an R/ $\overline{\text{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP. Specified for $\overline{\text{OE}}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
5. To ensure that the write cycle is inhibited on port "A" during contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.
6. To ensure that a write cycle is completed on port "A" after contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.
7. "X" in part number indicates power rating.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{R/\overline{W}}$ CONTROLLED TIMING^(5,8)



2674 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1, 5)




2674 drw 10

NOTES:

1. $\overline{R/\overline{W}}$ or \overline{CE} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low $\overline{R/\overline{W}}$.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} or $\overline{R/\overline{W}}$.
7. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed but is not production tested.
8. If \overline{OE} is LOW during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{DW}$) to allow the I/O drivers to turn off data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
9. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. t_{EW} must be met for either condition.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ^(1, 2, 3)




NOTES:

1. Assume $\overline{\text{BUSY}}$ input = V_{IH} and $\overline{\text{CE}} = V_{IL}$ for the writing port.
2. $\overline{\text{OE}} = V_{IL}$ for the reading ports.
3. All timing is the same for left and right ports. Port 'A' may be either of the four ports and Port 'B' is any other port.

2674 drw 11

TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ INPUT



NOTES:

1. $\overline{\text{BUSY}}$ is asserted on Port 'B' blocking $\overline{\text{R/W}}^B$ until $\overline{\text{BUSY}}^B$ goes HIGH.

2674 drw 12

FUNCTIONAL DESCRIPTION

The IDT7052 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I – READ/WRITE CONTROL


Any Port ⁽¹⁾				Function
R/W	$\overline{\text{CE}}$	$\overline{\text{OE}}$	D0-7	
X	H	X	Z	Port Deselected: Power-Down
X	H	X	Z	$\overline{\text{CE}}_{P1} = \overline{\text{CE}}_{P2} = \overline{\text{CE}}_{P3} = \overline{\text{CE}}_{P4} = V_{IH}$ Power Down Mode, ISB or ISB1
L	L	X	DATAin	Data on port written into memory ^(2, 3)
H	L	L	DATAout	Data in memory output on port
X	X	H	Z	Outputs Disabled

NOTES:

1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care, "Z" = High Impedance
2. If $\overline{\text{BUSY}} = V_{IL}$, write is blocked.
3. For valid write operation, no more than one port can write to the same address location at the same time.

2698 tbl 12

ORDERING INFORMATION



2674 drw 13A