

HIGH-SPEED BICMOS ECL STATIC RAM 64K (64K x 1-BIT) SRAM

IDT10490 IDT100490 IDT101490

FEATURES:

- 65,536 x 1-bit organization
- Address access time: 7/8/10/12/15 ns
- Low power dissipation: 500mW (typ.)
- · Guaranteed Output Hold time
- · Fully compatible with ECL logic levels
- · Separate data input and output
- JEDEC standard through-hole package
- Guaranteed-performance die available for MCMs/hybrids

DESCRIPTION:

The IDT10490, IDT100490 and IDT101490 are 65,536-bit high-speed BiCMOS ECL static random access memories organized as $64K \times 1$, with separate data input and output. All I/Os are fully compatible with ECL levels.


These devices are part of a family of asynchronous one-bitwide ECL SRAMs. The device has been configured to follow the standard ECL SRAM JEDEC pinout. Because they are manufactured in BiCMOS technology, power dissipation is greatly reduced over equivalent bipolar devices.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

FUNCTIONAL BLOCK DIAGRAM Αo 16,384-BIT Vcc **DECODER** MÉMORY VEE **ARRAY** A15 • • SENSE AMPS Q_0 D٥ AND READ/WRITE CONTROL WF $\overline{\mathsf{CS}}$ 2757 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS



PIN DESCRIPTIONS

Symbol	Pin Name
Ao through A15	Address Inputs
D ₀	Data Input
Q ₀	Data Output
<u>WE</u>	Write Enable Input
<u>CS</u>	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage

2757 tbl 01

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

		DIP		SC		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Unit
CIN	Input					
	Capacitance	4	_	3	_	pF
Соит	Output					
	Output Capacitance	6	_	3	_	pF

2757 tbl 02

2757 tbl 03


TRUTH TABLE(1)


<u>cs</u>	<u>WE</u>	DataOUT	Function
Н	Х	L	Deselected
L	Н	RAM Data	Read
L	L	L	Write

NOTE:

1. H=High, L=Low, X=Don't Care


PACKAGES





2757 drw 05

LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
Та	Operating Temperature	'		°C
TBIAS	Temperature U	nder Bias	-55 to +125	°C
Tstg	Storage Temperatuure	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation		1.5	W
Іоит	DC Output Curi (Output High)	rent	- 50	mA

NOTE:

2757 tbl 04

AC/DC ELECTRICAL OPERATING RANGES

I/O	VEE	TA
10K	$-5.2V \pm 5\%$	0 to +75°C, air flow exceeding 2 m/sec
100K	-4.5 V ± 5 %	0 to +85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 to +75°C, air flow exceeding 2 m/sec

2757 tbl 05

DC ELECTRICAL CHARACTERISTICS (1)

			10K		100K/1	01K	
Symbol	Parameter	Min.	Max.	TA	Min.	Max.	Unit
Voн	Output HIGH Voltage	-1000	-840	0°C	-1025	-880	mV
	(VIN= VIH(Max) or VIL(Min))	-960	-810	25°C			
		-900	-720	75°C			
Vol	Output LOW Voltage	-1870	-1665	0°C	-1810	-1620	mV
	(VIN= VIH(Max) or VIL(Min))	-1850	-1650	25°C			
		-1830	-1625	75°C			
Vонс	Output Threshold HIGH Voltage	-1020	_	0°C	-1035	_	mV
	(VIN= VIH(Min) or VIL(Max))	-980	_	25°C			
		-920	_	75°C			
Volc	Output Threshold LOW Voltage	_	-1645	0°C	_	-1610	mV
	(VIN= VIH(Min) or VIL(Max))		-1630	25°C			
		_	-1605	75°C			
ViH	Input HIGH Voltage	-1145	-840	0°C	-1165	-880	mV
	(Guaranteed Input Voltage	-1105	-810	25°C			
	High for All Inputs)	-1045	-720	75°C			
VIL	Input LOW Voltage	-1870	-1490	0°C	-1810	-1475	mV
	(Guaranteed Input Voltage	-1850	-1475	25°C			
	Low for All Inputs)	-1830	-1450	75°C			
lін	Input HIGH Current						
	VIN= VIH(Max) <u>CS</u>	_	220	_	_	220	μΑ
	Others	_	110	_	_	110	μΑ
lı∟	Input LOW Current						
	VIN= VIL(Min) <u>CS</u>	0.5	170	_	0.5	170	μΑ
	Others	-50	90	_	-50	90	μΑ
lee	Supply Current	-100	_	_	-90 (100K)	_	mA
					-100 (101K)		


NOTE:

1. RL = 50Ω to -2V, air flow exceeding 2m/sec.

2757 tbl 05

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC TEST LOAD CONDITION



NOTE:

- 1. *Includes probe and jig capacitance.
 - C <5pF (7ns speed grades)
 - C <30pF (all other speed grades)

RISE/FALL TIME

Symbol	Parameter	Min.	Тур.	Max.	Unit
tR	Output Rise Time	1	1.5	1	ns
tF	Output Fall Time		1.5		ns

2757 tbl 06


FUNCTIONAL DESCRIPTION

The IDT10490, IDT100490, and IDT101490 BiCEMOS ECL static RAMs provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the conventional pinout and functionality for 64Kx1 ECL SRAMs.

READ TIMING

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select (<u>CS</u>). The Address (ADDR) settles and data appears on the output after time tAA. Note that DataOUT is held for a short time (tOH) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

AC TEST INPUT PULSE



NOTE:

1. All timing measurements are referenced to 50% input level.

WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input (<u>WE</u>) to control the write to the SRAM array.

While <u>CS</u> and ADDR must be set-up when <u>WE</u> goes low, DataIN can settle after the falling edge of <u>WE</u>, giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If <u>CS</u> is held low (active) and addresses remain unchanged, the Data OUT pin will output the written data after "Write Recovery time" (twr).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


		S7		S7 S8		S10,12,15		
Symbol	Parameter ⁽¹⁾	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle							
tacs	Chip Select Access Time	ı	2.5	l	3.0	_	5.0	ns
trcs	Chip Select Recovery Time	ı	2.5	I	3.0	_	5.0	ns
tAA	Address Access Time	-	7.0	-	8.0	_	10.0	ns
tон	Data Hold from Address	2.5	_	3.0	_	3.5	_	ns
	Change							

NOTE


2757 tbl 07

- 1. Input and Output reference level is 50% point of waveform.
- 2. Output load capacitance, C < 5pF (7ns speed grade only), see "AC Test Load Condition" on previous page.

READ CYCLE GATED BY CHIP SELECT (1, 2)



READ CYCLE GATED BY ADDRESS (1, 3)



NOTE:

- 1. $\underline{\text{WE}}$ is HIGH for read cycle.
- 2. Address valid prior to or minimum of tAA-tACS before CS active.
- 3. CS active prior to or minimum tAA-tACS after address valid.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


		S7		9	S8 S10,12,15			
Symbol	Parameter ⁽¹⁾	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	cle							
tw	Write Pulse Width (twsa = minimum)	7.0	_	7.0	_	9.0	_	ns
twsp	Data Set-up Time	0	_	0	_	0	_	ns
twsp2 ⁽²⁾	Data Set-up Time to WE High	5.0	_	5.0	-	5.0	_	ns
twsa	Address Set-up Time (tw = minimum)	0	_	0	_	0	_	ns
twscs	Chip Select Set-up Time	0	_	0	_	0	_	ns
twHD	Data Hold Time	1.0	_	1.0	_	1.0	_	ns
twha	Address Hold Time	1.0	_	1.0	_	1.0	_	ns
twncs	Chip Select Hold Time	1.0	_	1.0	_	1.0	_	ns
tws	Write Disable Time	_	5.0	I	5.0	_	5.0	ns
twR ⁽³⁾	Write Recovery Time	_	9.0	_	10.0	_	12.0	ns

NOTE:


2757 tbl 08

- 1. Input and Output reference level is 50% point of waveform.
- 2. twsp is specified with respect to the falling edge of <u>WE</u> for compatibility with bipolar part specifications, but this device actually only requires twsp2 with respect to rising edge of <u>WE</u>.
- 3. twn is defined as the time to reflect the newly written data on the Data Output (Q0) when no new Address Transition occurs.

WRITE CYCLE TIMING DIAGRAM



ORDERING INFORMATION



NOTE:

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data sheet in order to improve design or performance and to supply the best possible product.

Integrated Device Technology, Inc.

2975 Stender Way, Santa Clara, CA 95054-3090

Telephone: (408) 727-6116

FAX 408-492-8674

^{1.} Please contact your IDT Sales Representative for more information on specifications and availability of Die products.