



Integrated Device Technology, Inc.

HIGH-SPEED BiCMOS ECL STATIC RAM 64K (64K x 1-BIT) SRAM

IDT10490
IDT100490
IDT101490

FEATURES:

- 65,536 x 1-bit organization
- Address access time: 7/8/10/12/15 ns
- Low power dissipation: 500mW (typ.)
- Guaranteed Output Hold time
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole package
- Guaranteed-performance die available for MCMs/hybrids


DESCRIPTION:

The IDT10490, IDT100490 and IDT101490 are 65,536-bit high-speed BiCMOS ECL static random access memories organized as 64K x 1, with separate data input and output. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous one-bit-wide ECL SRAMs. The device has been configured to follow the standard ECL SRAM JEDEC pinout. Because they are manufactured in BiCMOS technology, power dissipation is greatly reduced over equivalent bipolar devices.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE


SEPTEMBER 1992

©1992 Integrated Device Technology, Inc.


PIN CONFIGURATIONS




PACKAGES



300-Mil-Wide
CERDIP PACKAGE
D22-1



300-Mil-Wide
PLASTIC SOJ PACKAGE
SO24-4



Hi-Rel Die
For Hybrid and MCM
Applications

2757 drw 05

PIN DESCRIPTIONS

Symbol	Pin Name
A0 through A15	Address Inputs
D0	Data Input
Q0	Data Output
\overline{WE}	Write Enable Input
\overline{CS}	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
VCC	Less Negative Supply Voltage

2757 tbl 01

LOGIC SYMBOL

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	DIP		SOJ		Unit
		Typ.	Max.	Typ.	Max.	
C _{IN}	Input Capacitance	4	—	3	—	pF
C _{OUT}	Output Capacitance	6	—	3	—	pF

2757 tbl 02


TRUTH TABLE⁽¹⁾

\overline{CS}	\overline{WE}	DataOUT	Function
H	X	L	Deselected
L	H	RAM Data	Read
L	L	L	Write

NOTE:

1. H=High, L=Low, X=Don't Care

2757 tbl 03



2757 drw 06

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
V _{TERM}	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
T _A	Operating Temperature	10K	0 to +75	°C
		100K	0 to +85	
		101K	0 to +75	
T _{BIAS}	Temperature Under Bias		-55 to +125	°C
T _{STG}	Storage Temperature	Ceramic	-65 to +150	°C
		Plastic	-55 to +125	
P _T	Power Dissipation		1.5	W
I _{OUT}	DC Output Current (Output High)		-50	mA

AC/DC ELECTRICAL OPERATING RANGES

I/O	V _{EE}	T _A
10K	-5.2V ± 5%	0 to +75°C, air flow exceeding 2 m/sec
100K	-4.5V ± 5%	0 to +85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 to +75°C, air flow exceeding 2 m/sec

2757 tbl 05

NOTE:

2757 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS (1)


Symbol	Parameter	10K			100K/101K		Unit
		Min.	Max.	T _A	Min.	Max.	
V _{OH}	Output HIGH Voltage (V _{IN} = V _{IH} (Max) or V _{IL} (Min))	-1000 -960 -900	-840 -810 -720	0°C 25°C 75°C	-1025	-880	mV
V _{OL}	Output LOW Voltage (V _{IN} = V _{IH} (Max) or V _{IL} (Min))	-1870 -1850 -1830	-1665 -1650 -1625	0°C 25°C 75°C	-1810	-1620	mV
V _{OHC}	Output Threshold HIGH Voltage (V _{IN} = V _{IH} (Min) or V _{IL} (Max))	-1020 -980 -920	— — —	0°C 25°C 75°C	-1035	—	mV
V _{OLC}	Output Threshold LOW Voltage (V _{IN} = V _{IH} (Min) or V _{IL} (Max))	— — —	-1645 -1630 -1605	0°C 25°C 75°C	—	-1610	mV
V _{IH}	Input HIGH Voltage (Guaranteed Input Voltage High for All Inputs)	-1145 -1105 -1045	-840 -810 -720	0°C 25°C 75°C	-1165	-880	mV
V _{IL}	Input LOW Voltage (Guaranteed Input Voltage Low for All Inputs)	-1870 -1850 -1830	-1490 -1475 -1450	0°C 25°C 75°C	-1810	-1475	mV
I _{IH}	Input HIGH Current						
	V _{IN} = V _{IH} (Max) <u>CS</u> Others	— —	220 110	— —	— —	220 110	μA μA
I _{IL}	Input LOW Current						
	V _{IN} = V _{IL} (Min) <u>CS</u> Others	0.5 -50	170 90	— —	0.5 -50	170 90	μA μA
I _{EE}	Supply Current	-100	—	—	-90 (100K) -100 (101K)	—	mA

NOTE:

- RL = 50Ω to -2V, air flow exceeding 2m/sec.

2757 tbl 05

AC TEST LOAD CONDITION



NOTE:


- *Includes probe and jig capacitance.
C <5pF (7ns speed grades)
C <30pF (all other speed grades)

RISE/FALL TIME

Symbol	Parameter	Min.	Typ.	Max.	Unit
t _R	Output Rise Time	—	1.5	—	ns
t _F	Output Fall Time	—	1.5	—	ns

2757 tbl 06

AC TEST INPUT PULSE



NOTE:

- All timing measurements are referenced to 50% input level.

FUNCTIONAL DESCRIPTION

The IDT10490, IDT100490, and IDT101490 BiCEMOS ECL static RAMs provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the conventional pinout and functionality for 64Kx1 ECL SRAMs.

READ TIMING

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select (CS). The Address (ADDR) settles and data appears on the output after time t_{AA}. Note that DataOUT is held for a short time (t_{OH}) after the address begins to change for the next access, then ambiguous data is on the bus until a new time t_{AA}.

WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input (WE) to control the write to the SRAM array.

While CS and ADDR must be set-up when WE goes low, DataIN can settle after the falling edge of WE, giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If CS is held low (active) and addresses remain unchanged, the Data OUT pin will output the written data after "Write Recovery time" (t_{WR}).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	S7		S8		S10,12,15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tACS	Chip Select Access Time	—	2.5	—	3.0	—	5.0	ns
tRCS	Chip Select Recovery Time	—	2.5	—	3.0	—	5.0	ns
tAA	Address Access Time	—	7.0	—	8.0	—	10.0	ns
tOH	Data Hold from Address Change	2.5	—	3.0	—	3.5	—	ns

NOTE:

1. Input and Output reference level is 50% point of waveform.
2. Output load capacitance, C < 5pF (7ns speed grade only), see "AC Test Load Condition" on previous page.


2757 tbl 07

READ CYCLE GATED BY CHIP SELECT (1, 2)



2757 drw 09

READ CYCLE GATED BY ADDRESS (1, 3)



2757 drw 10

NOTE:

1. \overline{WE} is HIGH for read cycle.
2. Address valid prior to or minimum of $t_{AA}-t_{ACS}$ before \overline{CS} active.
3. \overline{CS} active prior to or minimum $t_{AA}-t_{ACS}$ after address valid.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	S7		S8		S10,12,15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle								
tw	Write Pulse Width (twSA = minimum)	7.0	—	7.0	—	9.0	—	ns
twSD	Data Set-up Time	0	—	0	—	0	—	ns
twSD2 ⁽²⁾	Data Set-up Time to <u>WE</u> High	5.0	—	5.0	—	5.0	—	ns
twSA	Address Set-up Time (tw = minimum)	0	—	0	—	0	—	ns
twSCS	Chip Select Set-up Time	0	—	0	—	0	—	ns
twHD	Data Hold Time	1.0	—	1.0	—	1.0	—	ns
twHA	Address Hold Time	1.0	—	1.0	—	1.0	—	ns
twHCS	Chip Select Hold Time	1.0	—	1.0	—	1.0	—	ns
tws	Write Disable Time	—	5.0	—	5.0	—	5.0	ns
twr ⁽³⁾	Write Recovery Time	—	9.0	—	10.0	—	12.0	ns

NOTE:

2757 tbl 08

- Input and Output reference level is 50% point of waveform.
- twSD is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires twSD2 with respect to rising edge of WE.
- twR is defined as the time to reflect the newly written data on the Data Output (Q0) when no new Address Transition occurs.

WRITE CYCLE TIMING DIAGRAM



2757 drw 11

ORDERING INFORMATION

IDT	nnnnn Device Type	aa Architecture	nn Speed	a Package	a Process/ Temp. Range		
						Blank	Commercial
						D Y U(1)	CERDIP Plastic SOJ Hi-Rel Die for MCMs and/or Hybrids
						7 8 10 12 15	Speed in Nanoseconds
						S	Standard Architecture
						10490	64K (64K x 1-bit) BiCMOS ECL-10K Static RAM
						100490	16K (64K x 1-bit) BiCMOS ECL-100K Static RAM
						101490	16K (64K x 1-bit) BiCMOS ECL-101K Static RAM

2757 drw 12

NOTE:
1. Please contact your IDT Sales Representative for more information on specifications and availability of Die products.