

## HIGH-SPEED BICMOS ECL STATIC RAM 16K (16K x 1-BIT) SRAM

PRELIMINARY IDT10480 IDT100480 IDT101480

#### **FEATURES:**

- 16,384 x 1-bit organization
- Address access time: 3/3.5/4/5/7/8/10/12/15 ns
- Low power dissipation: 1000mW (typ.)
- Guaranteed Output Hold time
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole package
- Guaranteed-performance die available for MCMs/hybrids


#### **DESCRIPTION:**

The IDT10480, IDT100480 and IDT101480 are 16,384-bit high-speed BiCMOS ECL static random access memories organized as 16K x 1, with separate data input and output. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous one-bitwide ECL SRAMs. The device has been configured to follow the standard ECL SRAM JEDEC pinout. Because they are manufactured in BiCMOS technology, power dissipation is greatly reduced over equivalent bipolar devices.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a trademark of Integrated Device Technology, Inc.

#### **PIN CONFIGURATIONS**

#### Q0 🔲 1 20 \ \ \ Vcc A0 🔲 2 19 Do A1 🖂 3 18 □ <del>CS</del> A2 4 17 \| \overline{WE} Аз 🗌 5 16 A13 A4 ☐ 6 15 🗌 A<sub>12</sub> A5 🗌 7 14 🗌 A11 A6 🗌 8 13 A10 A7 🗌 9 12 A9 VEE ☐ 10 11 🗌 A8 **TOP VIEW** 2759 drw 02

#### **PACKAGES**



Hi-Rel Die For Hybrid and MCM Applications

2759 drw 05

#### **PIN DESCRIPTIONS**

Symbol	Pin Name
Ao through A13	Address Inputs
D <sub>0</sub>	Data Input
Q <sub>0</sub>	Data Output
<u>WE</u>	Write Enable Input
<u>CS</u>	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage

2759 tbl 01

## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

		D		
Symbol	Parameter	Тур.	Max.	Unit
CIN	Input Capacitance	4	_	pF
Соит	Output Capacitance	6	_	pF

2759 tbl 02


## TRUTH TABLE<sup>(1)</sup>

<u>CS</u>	<u>WE</u>	DataOUT	Function
Ι	Х	L	Deselected
L	Н	RAM Data	Read
ı	ı	ı	Write

**NOTE:**1. H = HIGH, L = LOW, X = Don't Care

2759 tbl 03

### **LOGIC SYMBOL**



## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	g	Value	Unit
VTERM	Terminal Voltag	•	+0.5 to -7.0	V
ТА	Operating Temperature	10K 100K 101K	0 to +75 0 to +85 0 to +75	°C
TBIAS	Temperature U	nder Bias	-55 to +125	°C
Тѕтс	Storage Ceramic Temperatuure Plastic		-65 to +150 -55 to +125	°C
Рт	Power Dissipati	ion	1.5	W
lout	DC Output Curi (Output High)	rent	-50	mA

#### NOTE:

2759 tbl 04

### **AC/DC ELECTRICAL OPERATING RANGES**

I/O	VEE	TA
10K	$-5.2V \pm 5\%$	0 to +75°C, air flow exceeding 2 m/sec
100K	$-4.5V \pm 5\%$	0 to +85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 to +75°C, air flow exceeding 2 m/sec

2759 tbl 05

## DC ELECTRICAL CHARACTERISTICS (1)

				10K		100K/1	100K/101K			
Symbol	Parameter		Min.	Max.	TA	Min.	Max.	Unit		
Vон	Output HIGH	l Voltage	-1000	-840	0°C	-1025	-880	mV		
	(VIN= VIH(Max	x) or VIL(Min))	-960	-810	25°C					
		·	-900	-720	75°C					
Vol	Output LOW	Voltage	-1870	-1665	0°C	-1810	-1620	mV		
	(VIN= VIH(Max	x) or VIL(Min))	-1850	-1650	25°C					
		•	-1830	-1625	75°C					
Vонс	Output Thres	shold HIGH Voltage	-1020	_	0°C	-1035	_	mV		
	(VIN= VIH(Min	or VIL(Max))	-980	_	25°C					
			-920		75°C					
Volc	Output Thres	shold LOW Voltage	_	-1645	0°C	_	-1610	mV		
	(VIN= VIH(Min	) or VIL(Max))	_	-1630	25°C					
			_	-1605	75°C					
VIH	Input HIGH \	/oltage	-1145	-840	0°C	-1165	-880	mV		
	(Guaranteed	Input Voltage	-1105	-810	25°C					
	High for All I	nputs)	-1045	-720	75°C					
VIL	Input LOW V	/oltage	-1870	-1490	0°C	-1810	-1475	mV		
	(Guaranteed	Input Voltage	-1850	-1475	25°C					
	Low for All Ir	nputs)	-1830	-1450	75°C					
Іін	Input HIGH Cu	urrent								
	VIN= VIH(Max)	<u>CS</u>	_	220		_	220	μΑ		
		Others	_	110	_	_	110	μΑ		
lıL	Input LOW Cu	ırrent								
	VIN= VIL(Min)	<u>CS</u>	0.5	170		0.5	170	μΑ		
		Others	-50	90	_	50	90	μΑ		
IEE	Supply Curre	ent	-210	_	_	-190 (100K)	_	mA		
						-210 (101K)	_			


NOTE:

1. RL =  $50\Omega$  to -2V, air flow exceeding 2m/sec.

2759 tbl 05

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **AC TEST LOAD CONDITION**



#### NOTE:

- 1. "\*" includes probe and jig capacitance.
  - C <5pF (3, 3.5ns speed grades)
  - C <30pF (all other speed grades.)

#### RISE/FALL TIME

Symbol	Parameter	Min.	Тур.	Max.	Unit
tR	Output Rise Time	_	1.5	1	ns
tF	Output Fall Time		1.5		ns

2759 tbl 06


#### **FUNCTIONAL DESCRIPTION**

The IDT10480, IDT100480, and IDT101480 BiCEMOS ECL static RAMs provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the conventional pinout and functionality for 16K x 1 ECL SRAMs.

#### **READ TIMING**

The read timing on these asynchronous devices is straightforward. DataOUT is held LOW until the device is selected by Chip Select (<u>CS</u>). The Address (ADDR) settles and data appears on the output after time tAA. Note that DataOUT is held for a short time (tOH) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

#### **AC TEST INPUT PULSE**



#### NOTE:

1. All timing measurements are referenced to 50% input levels.

#### **WRITE TIMING**

To write data to the device, a Write Pulse need be formed on the Write Enable input (<u>WE</u>) to control the write to the SRAM array.

While <u>CS</u> and ADDR must be set-up when <u>WE</u> goes LOW, DataIN can settle after the falling edge of <u>WE</u>, giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held LOW) during the Write Cycle. If <u>CS</u> is held LOW (active) and addresses remain unchanged, the DataOUT pin will output the written data after "Write Recovery time" (tWR).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads.

### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


		S3		S3		S3 S3.5		3.5	S4		S	5 S7 to S15		S15	
Symbol	Parameter <sup>(1)</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit			
tacs	Chip Select Access Time	_	2.0	_	2.5	_	2.5	_	2.5	_	3.0	ns			
trcs	Chip Select Recovery Time	_	2.0	_	2.5	_	2.5	_	2.5	_	3.0	ns			
tAA	Address Access Time	_	3.0	_	3.5	_	4.0	_	5.0	_	7.0	ns			
tон	Data Hold from Address Change	1.0	_	1.0	_	1.0	_	1.0	_	1.0	_	ns			

#### NOTE:


2759 tbl 07

- 1. Input and Output reference level is 50% point of waveform.
- 2. Output load capacitance, C < 5pF (3, 3.5ns speed grades only), see "AC Test Load Condition" on previous page.

## READ CYCLE GATED BY CHIP SELECT (1, 2)



## READ CYCLE GATED BY ADDRESS (1, 3)



#### NOTES:

- 1. WE is HIGH for read cycle.
- 2. Address valid prior to or minimum tAA-tACS before CS active.
- 3. CS active prior to or minimum tAA-tACS before address valid.

### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


		S3		S3		S3 S3.5		S3.5 S4		S5		S7 to S15		
Symbol	Parameter <sup>(1)</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
tw	Write Pulse Width (twsa = minimum)	2.5	_	3.0	_	3.0	_	4.0	_	6.0	_	ns		
twsp	Data Set-up Time	0	_	0	_	0	_	0	_	0	_	ns		
twsp2 <sup>(2)</sup>	Data Set-up Time to WE High	2.0	_	2.0	_	2.0	_	3.0	_	5.0	_	ns		
twsa	Address Set-up Time (tw = minimum)	0	_	0	_	0	_	0	_	0	_	ns		
twscs	Chip Select Set-up Time	0	_	0	_	0	_	0	_	0	_	ns		
twhD	Data Hold Time	1.0	_	1.0	_	1.0	_	1.0	_	1.0	_	ns		
twha	Address Hold Time	1.0	_	1.0	_	1.0	_	1.0	_	1.0	_	ns		
twncs	Chip Select Hold Time	1.0	_	1.0	_	1.0	_	1.0	_	1.0	_	ns		
tws	Write Disable Time	_	3.0	_	3.0	_	3.0	_	3.0	_	5.0	ns		
twR <sup>(3)</sup>	Write Recovery Time	—	3.0		3.0	_	3.0		3.0	_	5.0	ns		

#### NOTE:


2759 tbl 08

- 1. Input and Output reference level is 50% point of waveform.
- 2. twist is specified with respect to the falling edge of <u>WE</u> for compatibility with bipolar part specifications, but this device actually only requires twist with respect to rising edge of <u>WE</u>.
- 3. twn is defined as the time to reflect the newly written data on the Data Output (Q0) when no new Address Transition occurs.

### WRITE CYCLE TIMING DIAGRAM



## ORDERING INFORMATION<sup>(1)</sup>



#### NOTE:

1. Please contact your IDT Sales Representative for more information on specifications and availability of Die products.

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data sheet in order to improve design or performance and to supply the best possible product.

# **Integrated Device Technology, Inc.**

2975 Stender Way, Santa Clara, CA 95054-3090

Telephone: (408) 727-6116

FAX 408-492-8674