



Integrated Device Technology, Inc.

32K x 36, 3.3V SYNCHRONOUS BURST SRAM WITH 3.3V/2.5V FLOW-THROUGH OUTPUTS

PRELIMINARY
IDT71V537

FEATURES:

- 32K x 36 memory configuration
- Supports high performance system speed - up to 75 MHz (8 ns Clock-to-Data Access)
- LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (\overline{GW}), byte write enable (\overline{BWE}), and byte writes (\overline{BWx})
- Power down controlled by ZZ input
- The core operates with a 3.3V supply (+10/-5%) (VDD)
- I/O's can either operate at 3.3V (+10/-5%) or 2.5V (+0.4/-0.2V) (VDDQ)
- I/O's are 5V - tolerant.
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)

DESCRIPTION:

The IDT71V537 is a 3.3V high-speed 1,179,648-bit SRAM organized as 32K x 36 with full support of various processor interfaces including the Pentium™ and PowerPC™. The flow-through burst architecture provides cost-effective 2-1-1-1 performance for processors up to 75 MHz.

The IDT71V537 SRAM contains write, data-input, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V537 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected ($\overline{ADV}=LOW$), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the \overline{LBO} input pin.

The IDT71V537 SRAM utilizes IDT's high-performance 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

PIN DESCRIPTION SUMMARY

A0 – A14	Address Inputs	Input	Synchronous
\overline{CE}	Chip Enable	Input	Synchronous
$\overline{CS}_0, \overline{CS}_1$	Chips Selects	Input	Synchronous
\overline{OE}	Output Enable	Input	Asynchronous
\overline{GW}	Global Write Enable	Input	Synchronous
\overline{BWE}	Byte Write Enable	Input	Synchronous
$\overline{BW}_1-\overline{BW}_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock Input	Input	N/A
\overline{ADV}	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
\overline{LBO}	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O0-I/O31	Data Input/Output	I/O	Synchronous
I/OP1-I/OP4	Data Input/Output (Parity)	I/O	Synchronous
VDD, VDDQ	3.3V Array, 3.3V or 2.5V I/O	Power	N/A
Vss, Vssq	Array Ground, I/O Ground	Power	N/A

3604 tbl 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology. Pentium is a trademark of Intel Corp. PowerPC is a trademark of International Business Machines, Inc.

COMMERCIAL TEMPERATURE RANGE

PIN DEFINITIONS⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A0-A14	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses. ADSC is NOT GATED by CE.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs BW1-BW4. If BWE is LOW at the rising edge of CLK then BWx inputs are passed to the next stage in the circuit. A byte write can still be blocked if ADSP is LOW at the rising edge of CLK. If ADSP is HIGH and BWx is LOW at the rising edge of CLK then data will be written to the SRAM. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active LOW byte write. Any active byte write causes all outputs to be disabled. ADSP LOW disables all byte writes. BW1-BW4 must meet specified setup and hold times with respect to CLK.
CE	Chip Enable	I	LOW	Synchronous chip enable. CE is used with CS0 and CS1 to enable the IDT71V537. CE also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS0 is used with CE and CS1 to enable the chip.
CS1	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS1 is used with CE and CS0 to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW superceeds individual byte write enables.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Only the data input path is registered and triggered by the rising edge of CLK. Outputs are Flow-through.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection DC input. When LBO is HIGH the Interleaved (Intel) burst sequence is selected. When LBO is LOW the Linear (PowerPC) burst sequence is selected. LBO is a static DC input and must not change state while the device is operating. LBO has an internal pull-up resistor.
OE	Output Enable	I	LOW	Asynchronous output enable. When OE is HIGH the I/O pins are in a high-impedance state. When OE is LOW the data output drivers are enabled if the chip is also selected.
VDD	Power Supply	N/A	N/A	3.3V core power supply inputs.
VDDQ	Power Supply	N/A	N/A	User selectable 3.3V or 2.5V I/O power supply inputs.
VSS	Ground	N/A	N/A	Core ground pins.
VSSQ	Ground	N/A	N/A	I/O ground pins.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the chip.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V537 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. ZZ has an internal pull-down resistor.

NOTE:

- All synchronous inputs must meet specified setup and hold times with respect to CLK.

3604 tbl 02

FUNCTIONAL BLOCK DIAGRAM



3604 drw 01

RECOMMENDED DC OPERATING CONDITIONS WITH V_{DDQ} AT 3.3V.

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	3.135	3.3	3.63	V
V _{DDQ}	I/O Supply Voltage	3.135	3.3	3.63	V
V _{SS} , V _{SSQ}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.0 ⁽¹⁾	—	5.5 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽³⁾	—	0.8	V

NOTE:

3604 tbl 03

1. V_{IH} and V_{IL} as indicated is for both input and I/O pins.2. V_{IH} (max) = 6.0V for pulse width less than tCYC/2, once per cycle.3. V_{IL} (min) = -1.0V for pulse width less than tCYC/2, once per cycle.RECOMMENDED DC OPERATING CONDITIONS WITH V_{DDQ} AT 2.5V.


Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	3.135	3.3	3.63	V
V _{DDQ}	I/O Supply Voltage	2.375	2.5	2.9	V
V _{SS} , V _{SSQ}	Ground	0	0	0	V
V _{IH}	Input High Voltage	1.7 ⁽¹⁾	—	5.5 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.3 ⁽³⁾	—	0.7	V

NOTE:

3604 tbl 04

1. V_{IH} and V_{IL} as indicated is for both input and I/O pins.2. V_{IH} (max) = 6.0V for pulse width less than tCYC/2, once per cycle.3. V_{IL} (min) = -1.0V for pulse width less than tCYC/2, once per cycle.

PIN CONFIGURATION



3604 drw 02

TOP VIEW
TQFPABSOLUTE MAXIMUM DC RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +5.5	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +5.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.2	W
IOUT	DC Output Current	50	mA

NOTES:

3604 tbl 05

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDD, VDDQ and input terminals only.
- I/O terminals.

CAPACITANCE

(TA = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	4	pF
Cl/O	I/O Capacitance	VOUT = 3dV	7	pF

NOTE:

3604 tbl 06

- This parameter is guaranteed by device characterization, but not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{DD} = 3.3V \pm 10/-5\%$)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
$ I_{IL} $	Input Leakage Current	$V_{DD} = \text{Max.}$, $V_{IN} = 0V$ to V_{DD}	—	5	μA
$ I_{IL} $	ZZ & \bar{LBO} Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}$, $V_{IN} = 0V$ to V_{DD}	—	30	μA
$ I_{LO} $	Output Leakage Current	$\bar{CE} \geq V_{IH}$ or $\bar{OE} \geq V_{IH}$, $V_{OUT} = 0V$ to V_{DD} , $V_{DD} = \text{Max.}$	—	5	μA
$V_{OL}(3.3V)$	Output Low Voltage	$I_{OL} = 5mA$, $V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}(3.3V)$	Output High Voltage	$I_{OL} = -5mA$, $V_{DD} = \text{Min.}$	2.4	—	V
$V_{OL}(2.5V)$	Output Low Voltage	$I_{OL} = 5mA$, $V_{DD} = \text{Min.}$	—	0.7	V
$V_{OH}(2.5V)$	Output High Voltage	$I_{OH} = -5mA$, $V_{DD} = \text{Min.}$	1.7	—	V

NOTE:

1. The ZZ pin has an internal pull-down resistor to V_{SSQ} .
The LBO pin has an internal pull-up resistor to V_{DDQ} .

3604 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{DD} = 3.3V \pm 10/-5\%$, $V_{HD} = V_{DDQ}-0.2V$, $V_{LD} = 0.2V$)


Symbol	Parameter	Test Condition	75MHz	66MHz	60MHz	50MHz	Unit
I_{DD}	Operating Core Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{MAX}^{(2)}$	210	205	200	185	mA
I_{DDQ}	Operating I/O Power Supply Current	Device Selected, Outputs Open, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{MAX}^{(2)}$	15	15	15	15	mA
I_{SB}	Standby Core Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{MAX}^{(2)}$	70	65	60	55	mA
I_{SBQ}	Standby I/O Power Supply Current	Device Deselected, Outputs Open, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{MAX}^{(2)}$	3	3	3	3	mA
I_{SB1}	Full Standby Core Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = 0^{(2)}$	25	25	25	25	mA
I_{SB1Q}	Full Standby I/O Power Supply Current	Device Deselected, Outputs Open, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = 0^{(2)}$	3	3	3	3	mA
I_{ZZ}	Full Sleep Mode Core Power Supply Current	$ZZ \geq V_{HD}$, $V_{DD} = \text{Max.}$	5	5	5	5	mA
I_{ZZQ}	Full Sleep Mode I/O Power Supply Current	$ZZ \geq V_{HD}$, $V_{DDQ} = \text{Max.}$	1	1	1	1	mA

NOTES:


3604 tbl 07

1. All values are maximum guaranteed values.

2. At $f = f_{MAX}$, address inputs are cycling at the maximum frequency of read cycles of $1/t_{CYC}$ while $\bar{ADSC} = \text{LOW}$; $f = 0$ means no address input lines are changing.



3604 drw 03



3604 drw 04

Figure 2. High-Impedance Test Load
(for t_{OHZ} , t_{CHZ} , t_{OLZ} , and t_{DC1})

Figure 1. Lumped Capacitive Load, Typical Derating

* Including scope and jig

SYNCHRONOUS TRUTH TABLE^(1, 2)

Operation	Address Used	\overline{CE}	CS_0	\overline{CS}_1	ADSP	ADSC	ADV	GW	BWE	BWx	$\overline{OE}^{(3)}$	CLK	I/O	
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	HI-Z	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	HI-Z	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	HI-Z	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	DIN	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	DIN	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	HI-Z	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	DIN	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	DIN	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	↑	HI-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	X	X	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	X	X	↑	DIN

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. ZZ = LOW for this table.

3. OE is an asynchronous input.

3604 tbl 09

SYNCHRONOUS WRITE FUNCTION TRUTH TABLE⁽¹⁾

Operation	\overline{GW}	\overline{BWE}	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽²⁾	H	L	L	H	H	H
Write Byte 2 ⁽²⁾	H	L	H	L	H	H
Write Byte 3 ⁽²⁾	H	L	H	H	L	H
Write Byte 4 ⁽²⁾	H	L	H	H	H	L

NOTES:

3604 tbl 10

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

ASYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation ⁽²⁾	\overline{OE}	ZZ	I/O Status	Power
Read	L	L	Data Out (I/O ₀ – I/O ₃₁ , I/OP ₁ - I/OP ₂)	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z — Data In (I/O ₀ – I/O ₃₁ , I/OP ₁ - I/OP ₂)	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

NOTES:

3604 tbl 11

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

INTERLEAVED BURST SEQUENCE TABLE ($\overline{LBO}=V_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

3604 tbl 12

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

LINEAR BURST SEQUENCE TABLE ($\overline{LBO}=V_{SS}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

3604 tbl 13

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC ELECTRICAL CHARACTERISTICS

(VDD = 3.3V +10/-5%, VDDQ = 3.3V +10/-5% OR VDDQ = 2.5V +0.4/-0.2V, TA = 0 to 70°C)


Symbol	Parameter	75 MHz		66 MHz		60 MHz		50 MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Parameters										
tCYC	Clock Cycle Time	13	—	15	—	17	—	20	—	ns
tCH ⁽¹⁾	Clock High Pulse Width	4	—	4.5	—	5	—	6	—	ns
tCL ⁽¹⁾	Clock Low Pulse Width	4	—	4.5	—	5	—	6	—	ns
Output Parameters										
tCD	Clock High to Valid Data	—	8	—	9	—	10	—	12	ns
tCDC	Clock High to Data Change	3	—	3	—	3	—	3	—	ns
tCLZ ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	0	—	ns
tCHZ ⁽²⁾	Clock High to Data High-Z	3	5	3	5	3	5	3	6	ns
toE	Output Enable Access Time	—	5	—	5	—	5	—	6	ns
tolZ ⁽²⁾	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	ns
toHZ ⁽²⁾	Output Enable High to Data High-Z	—	5	—	5	—	5	—	6	ns
Set Up Times										
tSA	Address Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tss	Address Status Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tSD	Data In Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tsw	Write Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tSAV	Address Advance Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tsc	Chip Enable/Select Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
Hold Times										
tHA	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHS	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHD	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHW	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHAV	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHC	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters										
tZZPW	ZZ Pulse Width	100	—	100	—	100	—	100	—	ns
tZZR ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	100	—	ns
tCFG ⁽⁴⁾	Configuration Set-up Time	48	—	60	—	60	—	80	—	ns

NOTES:

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured $\pm 200\text{mV}$ from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. tCFG is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.

3604 tbl 14

3604 tbl 15


**AC TEST CONDITIONS (VDDQ = 3.3V / 2.5V)**

Input Pulse Levels	0 to 3V / 0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V / 1.25V
Output Timing Reference Levels	1.5V / 1.25V
AC Test Load	See Figures 2 and 3

3604 drw 05

Figure 3. AC Test Load


TIMING WAVEFORM OF PIPELINED READ CYCLE^(1, 2)



NOTES:

1. O1 (Ax) represents the first output from the external address Ax. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 2. ZZ input is LOW and LBO is Don't Care for this cycle.
 3. CS0 timing transitions are identical but inverted to the C^E and C^{S1} signals. For example, when C^E and C^{S1} are LOW on this waveform, CS0 is HIGH.


TIMING WAVEFORM OF COMBINED PIPELINED READ AND WRITE CYCLES^(1, 2,3)



NOTES:

1. Device is selected through entire cycle; $\overline{C_E}$ and $\overline{CS_1}$ are LOW, CS_0 is HIGH.
 2. ZZ input is LOW and LBO is Don't Care for this cycle.
 3. O1 (Ay) represents the first output from the external address Ax. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.


3604 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 1 - \overline{GW} CONTROLLED^(1, 2, 3)


3604 dw 08

NOTES:

1. ZZ input is LOW, BWE is HIGH, and LBO is Don't Care for this cycle.
2. $O_1(A_x)$ represents the first output from the external address A_x . $O_1(A_y)$ represents the next output data in the burst sequence of the base address A_y , etc. where A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
3. CS_0 timing transitions are identical but inverted to the CE and CS_1 signals. For example, when CE and CS_1 are LOW on this waveform, CS_0 is HIGH.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 - BYTE CONTROLLED^(1, 2, 3)**NOTES:**

1. ZZ input is LOW, \overline{GW} is HIGH, and \overline{BO} is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{BO} input.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


TIMING WAVEFORM OF SLEEP (ZZ) AND POWER-DOWN MODES^(1, 2, 3)

NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax; O2 (Ay) represents the next output data in the burst sequence of the base address Ax, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
3. CS₀ timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when \overline{CE} and \overline{CS}_1 are LOW on this waveform, CS₀ is HIGH.

3604 drw 10

NON-BURST READ CYCLE TIMING WAVEFORM




3604 drw 11

NOTES:

1. ZZ input is LOW, \overline{ADV} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, \overline{ADSP} and \overline{ADSC} function identically and are therefore interchangeable.

NON-BURST WRITE CYCLE TIMING WAVEFORM



3604 drw 12

NOTES:

1. ZZ input is LOW, ADV and OE are HIGH, and LBO is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only GW writes are shown, the functionality of BWE and BWx together is the same as GW.
4. For write cycles, ADSP and ADSC have different limitations.

ORDERING INFORMATION

IDT	71V537	S	X	PF
Device Type		Power	Speed	Package
				PF } Plastic Thin Quad Flatpack, 100 pin (PK100-1)
				75 66 60 50 } Clock Frequency in MegaHertz

3604 drw 13

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data sheet in order to improve design or performance and to supply the best possible product.

Integrated Device Technology, Inc.

2975 Stender Way, Santa Clara, CA 95054-3090

Telephone: (800) 544-SRAM

FAX: (408) 754-4547