High-Speed CMOS 256 x 36 x 2 Bi-directional FIFO

QS725420A

FEATURES/BENEFITS

- Fast cycle times: 20/25/30/35 ns
- Two 256 x 36-bit FIFO buffers
- Full 36-bit word width
- Selectable 36/18/9-bit word width on port B
- Fully asynchronous operation of port A and port B
- · Synchronous control at both ports
- Enable, request, and address control inputs are sampled on the rising clock edge
- Synchronous request/acknowledge "handshake" capability
- Device comes up into a known default state at reset
- · Asynchronous output enables

- Five status flags per port: Full, Almost-Full, Half-Full, Almost-Empty, and Empty
- Almost-Full flag and Almost-Empty flag are programmable
- · Mailbox registers with synchronized flags
- Data-retransmit function
 - Automatic byte parity checking
- IoL = 8 mA, three-state outputs
- TTL CMOS-compatible I/O
- Space-saving PQFP & TQFP packages
- Pin-compatible and functionally equivalent to Sharp LH5420 and LH543601


DESCRIPTION

The QS725420A contains two FIFO buffers, FIFO #1 and FIFO #2. These operate in parallel, but in opposite directions, for bi-directional data buffering. FIFO #1 and FIFO #2 each are organized as 256 words by 36 bits.

The QS725420A is ideal either for wide unidirectional applications or for bi-directional data applications where component count and board area need to be reduced.

The QS725420A has two 36-bit ports, port A and port B. Each port has its own port-synchronous clock, but the two ports may operate asynchronously relative to each other. Data flow is initiated at a port by the rising edge of the appropriate clock; it is gated by the corresponding edge-sampled enable, request, and read/write control signals. At the maximum operating frequency, the clock duty cycle may vary from 40% to 60%. At lower frequencies, the clock waveform may be quite asymmetric, as long as the minimum pulse-width conditions for clock-HIGH and clock-LOW remain satisfied; the QS725420A is a fully static part.

FIGURE 1. FUNCTIONAL BLOCK DIAGRAM



5

QS725420A PRELIMINARY

DESCRIPTION (Continued)

Conceptually, the port clocks CKA and CKB are free-running, periodic "clock" waveforms, used to control other signals which are edge-sensitive. However, there actually is not any absolute requirement that these "clock" waveforms must be periodic. An "asynchronous" mode of operation is possible, in one or both directions, independently, if the appropriate enable and request inputs are continuously asserted, and enough aperiodic "clock" pulses of suitable duration are generated by external logic to cause all necessary actions to occur.

A synchronous request/acknowledge handshake facility is provided at each port for FIFO data access. This request/acknowledge handshake resolves FIFO full and empty boundary conditions when the two ports are operated asynchronously relative to each other.

FIFO status flags monitor the extent to which each FIFO buffer has been filled. Full, Almost-Full, Half-Full, Almost-Empty, and Empty flags are included for each FIFO. The Almost-Full and Almost-Empty flags are programmable over the entire FIFO depth, but are automatically initialized to eight locations from the respective FIFO boundaries at reset. A data block of 256 or fewer words may be retransmitted any desired number of times.

Two mailbox registers provide a separate path for passing control words or status words between ports. Each mailbox has a new-mail-alert flag, which is synchronized to the reading port's clock. This mailbox function facilitates the synchronization of data transfers between asynchronous systems.

Data-bypass mode allows Port A to directly transfer data to or from Port B at reset. In this mode, the device acts as a registered transceiver under the control of Port A. For instance, a master processor on Port A can use the data bypass feature to send or receive initialization or configuration information directly, to or from a peripheral device on Port B, during system startup.

A word-width-select option is provided on Port B for 36-bit, 18-bit, or 9-bit data access. This feature allows word-width matching between Port A and Port B, with no additional logic needed. It also ensures maximum utilization of bus bandwidths.

A byte parity check flag at each port monitors data integrity. Control-register bit 0 (zero) selects the parity mode, odd or even. This bit is initialized for odd data parity at reset; but it may be reprogrammed for even parity, or back again to odd parity, as desired.

FIGURE 2. FUNCTIONAL BLOCK DIAGRAM




FIGURE 3. PINOUTS

132-Pin Quad Flat Package (Top view)





FIGURE 4. PINOUTS

144-Pin Quad Flat Package (Top view)



PIN DESCRIPTION

Signal Name	PQFP Pin No.	TQFP Pin No.
AOA	1	126
A1A	2	125
A2A	3	124
OEA	4	123
FF1	6	121
AF1	7	120
HF1	8	119
PFA	9	118
D17A	10	117
D17A	11	116
D15A	12	115
D13A	14	113
D14A	15	112
D13A	16	111
D12A	17	110
D10A	19	106
D10A	20	105
D8A	21	103
D7A	23	102
D6A	24	102
D5A	25	100
D3A D4A	27	98
D3A	28	97
D2A	29	96
D1A	31	96
D0A	32	93
RS	33	93
RT1	34	91
D0B	35	89
D0B D1B	36	88
D1B D2B	37	87
D3B	39	85
D3B D4B	40	84
D5B	41	83
D6B	43	81
	_	
D7B	44 45	80 79
D8B	45	
D9B D10B		77
	48	76 75
D11B D12B	49 51	75 71
	51	71
D13B		70
D14B D15B	53 54	69
D15B D16B		68
D16B D17B	56	66 65
	57	65
MBF1 AE1	58	64
NOTES:	59	63

<u> </u>	D0 ===	T0 ==
Signal Name	PQFP Pin No.	TQFP Pin No.
EF1	60	62
ACKB	61	61
REQB	63	59
ENB	64	58
R/WB	65	57
CKB	66	56
A0B	67	55
WS0	68	53
WS1	69	52
ŌĒB	70	51
FF2	72	49
ĀF2	73	48
HF2	74	47
PFB	75	46
D18B	76	45
D19B	77	44
D20B	78	43
D21B	80	41
D22B	81	40
D23B	82	39
D24B	83	38
D25B	85	34
D26B	86	33
D27B	87	32
D28B	89	30
D29B	90	29
D30B	91	28
D31B	93	26
D32B	94	25
D33B	95	24
D34B	97	22
D35B	98	21
RT2	100	18
D35A	101	17
D34A	102	16
D33A	103	15
D32A	105	13
D31A	106	12
D30A	107	11
D29A	109	9
D28A	110	8
D27A	111	7
D26A	113	5
D25A	114	4
D24A	115	3
D23A	117	143
D22A	118	142
D21A	119	141

0		
Signal Name	PQFP Pin No.	TQFP Pin No.
D20A	120	140
D19A	122	138
D18A	123	137
MBF2	124	136
AE2	125	135
EF2	126	134
ACKA	127	133
REQA	129	131
ENA	130	130
R/WA	131	129
CKA	132	128
VCC	5	122
VSSO	13	114
NC		109
NC		108
VCCO	18	107
VSSO	22	103
VCCO	26	99
VSSO	30	95
NC		90
VSSO	38	86
VCCO	42	82
VSSO	46	78
VCCO	50	74
NC		73
NC	_	72
VSSO	55	67
VSS	62	60
NC		54
VCC	71	50
VSSO	79	42
NC		37
NC		36
VCCO	84	35
VSSO	88	31
VCCO	92	27
VSSO	96	23
VSS	99	20
NC		19
VSSO	104	14
VCCO	104	10
VSSO	112	6
VCCO	116	2
NC		1
NC	_	144
VSSO	121	139
VSS	128	132
NC	_	127

NOTES:

VCC = Supply internal logic. Connected to each other.

VCCO = Supply output drivers only. Connected to each other.

VSS = Supply internal logic. Connected to each other. VSSO = Supply output drivers only. Connected to each other.

PIN DESCRIPTION

Name	Type ⁽¹⁾	Description				
	GENERAL					
Vcc, Vss	V	Power, Ground				
RS	I	Reset				
	PORT A					
CKA	CKA I Port A Free-Running Clock					
R/WA	I	Port A Edge-Sampled Read/Write Control				
ENA	I	Port A Edge-Sampled Enable				
A0A, A1A, A2A	I	Port A Edge-Sampled Address Pins				
ŌĒA	I	Port A Level-Sensitive Output Enable				
REQA	I	Port A Request/Enable				
RT2	I	FIFO #2 Retransmit				
D35A-D0A	I/O/Z	Port A Bi-directional Data Bus				
FF1	0	FIFO #1 Full Flag (Write Boundary)				
Ā F 1	0	FIFO #1 Programmable Almost-Full Flag (Write Boundary)				
HF1	0	FIFO #1 Half-Full Flag				
ĀĒ2	0	FIFO #2 Programmable Almost-Empty Flag (Read Boundary)				
EF2	0	FIFO #2 Empty Flag (Read Boundary)				
MBF2	0	New-Mail-Alert Flag for Mailbox #2				
PFA	0	Port A Parity Flag				
ACKA	0	Port A Acknowledge				
		PORT B				
CKB	I	Port B Free-Running Clock				
R/WB	I	Port B Edge-Sampled Read/Write Control				
ENB	I	Port B Edge-Sampled Enable				
A0B	I	Port B Edge-Sampled Address Pin				
ŌĒB	I	Port B Level-Sensitive Output Enable				
WS0, WS1	I	Port B Word-Width Select				
REQB	I	Port B Request/Enable				
RT1	I	FIFO #1 Retransmit				
D35B-D0B	I/O/Z	Port B Bi-directional Data Bus				
FF2	0	FIFO #2 Full Flag (Write Boundary)				
Ā F 2	0	FIFO #2 Programmable Almost-Full Flag (Write Boundary)				
HF2	0	FIFO #2 Half-Full Flag				
ĀĒ1	0	FIFO #1 Programmable Almost-Empty Flag (Read Boundary)				
EF1	0	FIFO #1 Empty Flag (Read Boundary)				
MBF1	0	New-Mail-Alert Flag for Mailbox #1				
PFB	0	Port B Parity Flag				
ACKB	0	Port B Acknowledge				
NOTES:						

NOTES: 1. V = Power Voltage Level, I = Input, O = Output, Z = High Impedance.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground	0.5V to +7.0V
DC Input Voltage VIN ⁽¹⁾	–0.5V to Vcc + 0.5V
DC Output Current Max. Sink Current/Pin(2)	±40 mA
Maximum Power Dissapation	2W
Temperature Range with Power Applied	55° to +125°C
Твтв Storage Temperature	–65° to +125°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to QSI devices that result in functional- or reliability-type failures.

Notes:

- 1. Negative undershoot of 1.5V in amplitude is permited for up to 10 ns, once per cycle.
- 2. Only one output may be shorted at a time, for a period not exceeding 30 Seconds.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test Conditions		Max	Units
Vih	Input HIGH Voltage	Logic HIGH for All Inputs	2.2	Vcc + 0.5	V
VIL	Input LOW Voltage ⁽¹⁾	Logic LOW for All Inputs	-0.5	0.8	V
Vон	Output HIGH Voltage	Iон = −8 mA	2.4	_	V
Vol	Output LOW Voltage	IoL = 8 mA	_	0.4	V
ILO	I/O Leakage	0V ≤ Vouт ≤ Vcc, OE ≥Vıн	-10	+10	μΑ
lı∟	Input Leakage	Vcc = 5.5V, $Vin = 0V$ to Vcc	-10	+10	μΑ

Note

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
Icc	Operating Current ^(1,2) fc = Max.	_	280	mA
lcc2	Standby Current ⁽¹⁾ All Inputs = VIHMIN (Clocks Idle)	_	25	mA
lcc3	Power Down Current ⁽¹⁾ All Inputs at Vcc – 0.2V (Clocks Idle)	_	0.1	mA
Icc4	Power Down Current ⁽¹⁾ All Inputs at Vcc – 0.2V (Clocks at fc = Max.)		10	mA


- 1. Icc, Icc2, Icc3, and Icc4 are dependent upon actual output loading, and Icc and Icc4 are also dependent on cycle rates. Specified values are with outputs open (for Icc: CLSD = 0 pF); and, for Icc and Icc4, operating at minimum cycle times.
- 2. Icc using worst case conditions and data pattern.

^{1.} Negative undershoot of 1.5V in amplitude is permited for up to 10 ns, once per cycle.

AC TEST CONDITIONS

Input Pulse Levels	. VSS to 3V
Input Rise/Fall Times (10% to 90%)	5 ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	30 pF

FIGURE 5. OUTPUT LOAD CIRCUIT



* Includes jig and scope capacitances.

CAPACITANCE

 $T_A = 25^{\circ}C$, f = 1.0 MHz

Name	ame Description ⁽¹⁾ Conditions		Тур	Max	Units
CIN	Input Capacitance	Vin = 0V	_	8	рF
Соит	Output Capacitance	Vout = 0V	_	8	pF

Note:

1. Capacitance is guaranteed but not tested.

AC ELECTRICAL CHARACTERISTICS $(0^{\circ}C \le TA \le 70^{\circ}C, Vcc = 5V \pm 10\%)$

		Speed (ns)								
0	Do wo wo of a w(1)	-2	_	-2		-3			35	11
	Parameter ⁽¹⁾	Min	Max 50	Min	Max 40	Min	Max 33	Min	Max 28.5	Units MHz
fcc	Clock Cycle Frequency	20	50	-		20	აა	25	20.5	
tcc	Clock Cycle Time	8		25	_	30		35 15		ns
tcH	Clock HIGH Time	_		10		12	_	_	_	ns
tcL	Clock LOW Time	8		10		12		15	_	ns
tos	Data Setup Time	9.6	_	12		13	_	15	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
tes	Enable Setup Time	10.4	_	13	_	15	_	15	_	ns
ten	Enable Hold Time	0	_	0	_	0	_	0	_	ns
trws	Read/Write Setup Time	10.4	_	13		15	_	18	_	ns
trwh	Read/Write Hold Time	0	_	0	_	0	_	0	_	ns
trqs	Request Setup Time	12	_	15	_	18		21	_	ns
trqh	Request Hold Time	0	_	0	_	0	_	0	_	ns
tas	Address Setup Time ⁽⁶⁾	12	_	15	_	18	_	21	_	ns
t ah	Address Hold Time ⁽⁶⁾	0	_	0		0	_	0	_	ns
t A	Data Output Access Time	_	12.8	_	16	_	20	_	25	ns
tack	Acknowledge Access Time	_	12	_	15	_	20	_	25	ns
tон	Output Hold Time ⁽⁶⁾	2 1.5	_	2	_	2	_	2	_	ns
tzx	Output Enable Time ⁽²⁾ OE LOW to D35-D0 LOW-Z		_	2	_	3	_	3	_	ns
txz	Output Disable Time ⁽²⁾ OE HIGH to D35-D0 HIGH-Z		9	_	12	_	15	_	20	ns
ter	Clock to EF Flag Valid (Empty Flag)	_	17.6	_	22	_	25	_	30	ns
tff	Clock to FF Flag Valid (Full Flag)	_	17.6	_	22	_	25	_	30	ns
thf	Clock to HF Flag Valid (Half-Full Flag)	_	17.6	_	22	_	25	_	30	ns
t AE	Clock to AE Flag Valid (Almost-Empty Flag)	_	16	_	20	_	25	_	30	ns
t AF	Clock to AF Flag Valid (Almost-Full Flag)	_	16	_	20	_	25	_	30	ns
tmbf	Clock to MBF Flag Valid (Mailbox Flag)	_	12	_	15	_	20	_	25	ns
t PF	Data to Parity Flag Valid	_	13.6	_	17	_	20	_	25	ns
trs	Reset/Retransmit Pulse Width ⁽⁷⁾			40/25	_	52/30		65/35	_	ns
trss	Reset/Retransmit Setup Time(3)			20	_	25		30	_	ns
trsh	Reset/Retransmit Hold Time(3)			10	_	15		20	_	ns
t RF	Reset LOW to Flag Valid		28	_	35	_	40	_	45	ns
tfRL	First Read Latency ⁽⁴⁾		_	25	_	30	_	35	_	ns
trwl	First Write Latency ⁽⁵⁾	20	_	25	_	30	_	35	_	ns
tBS	Bypass Data Setup	12	_	15		18	_	21	_	ns
tвн	Bypass Data Hold	3		5		5	_	5	_	ns
t BA	Bypass Data Access	_	18	_	20		25		30	ns

- 1. Timing measurements performed at AC TEST CONDITION levels.
- 2. Values are guaranteed by design, not currently production tested.
- 3. trss and/or trsh need not be met unless a rising edge of CKA occurs while ENA is being asserted, or else a rising edge of CKB occurs while ENB is being asserted.
- 4. tfrl is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.
- 5. tFWL is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.
- 6. tas, tah address setup times and hold times need only be satisfied at clock edges which occur while the corresponding enables are being asserted.
- 7. First number used only when CKA or CKB is enabled: trs = trss + tch + trsh.

5

OPERATIONAL DESCRIPTION

Reset

The device is reset whenever the asynchronous reset (\overline{RS}) input is taken LOW, and at least one rising edge and the falling edge of both CLKA and CLKB occur while \overline{RS} is LOW. A reset operation is required after power-up, before the first write operation may occur. The QS725420A is fully ready for operation after being reset. No device programming is required if the default states described below are acceptable.

A reset operation initializes the read-address and write-address pointers for FIFO #1 and FIFO #2 to those FIFOs' first physical memory locations. If the respective outputs are enabled, the initial contents of these first locations appear at the outputs. FIFO and mailbox status flags are updated to indicate an empty condition. In addition, the programmable-status-flag offset values are initialized to eight. Thus, the AE1/AE2 flags get asserted within eight locations of an empty condition, and the AF1/AF2 flags likewise get asserted within eight locations of a full condition, for FIFO #1/FIFO #2, respectively.

Bypass Operation

During reset (whenever \overline{RS} is LOW) the device acts as a registered transceiver, bypassing the internal FIFO memories. Port A acts as the master port. A write or read operation on port A during reset transfers data directly to or from port B. Port B is considered to be the slave, and cannot perform write or read operations independently on its own during reset.

The direction of the bypass data transmission is determined by the $R\overline{N}$ control input, which does not get overridden by the \overline{RS} input. Here, a "write" operation means passing data from Port A to Port B, and a "read" operation means passing data from Port B to Port A.

The bypass capability may be used to pass initialization or configuration data directly between a master processor and a peripheral device during reset.

Address Modes

Address pins select the device resource to be accessed by each port. Port A has three resource-register-select inputs, A0, A1 and A2, which select between FIFO access, mailbox-register access, control-register access (write only), and programmable flag-offset-value register access. Port B has a single address input, A0B, to select between FIFO access or mailbox-register access.

The status of the resource-register-select inputs is sampled at the rising edge of an enabled clock (CKA or CKB). Resource-register select-input address definitions are summarized in Table 1.

FIFO Write

Port A writes to FIFO #1, and port B writes to FIFO #2. A write operation is initiated on the rising edge of a clock (CKA or CKB) whenever the appropriate enable (ENA or ENB) is held HIGH; the appropriate request (REQA or REQB) is held HIGH; the appropriate read/write control (R/ \overline{W} A a R/ \overline{W} B) is held LOW; the FIFO address is selected for the address inputs (A2A-A0A or A0B); and the prescribed setup times and hold times are observed for all of these signals. Setup times and hold times must also be observed on the data-bus pins (D0A-D35A or D0B-D35B).

TABLE 1. RESOURCE-REGISTER ADDRESSES

A2A	A 1A	A0A	Resource
		POF	RT A
Н	Н	Н	FIFO
Н	Н	L	Mailbox
Н	L	Н	AF ₂ , AE ₂ , AF ₁ , AE ₁ Flag Offset Registers (36-bit Mode)
Н	L	L	Control Registers (Parity Mode)
L	Н	Н	AE ₁ Flag Offset Registers
L	Н	L	AF ₁ Flag Offset Registers
L	L	Н	AE ₂ Flag Offset Registers
L	L	L	AF2 Flag Offset Registers
	Аов		Resource
		POF	RT B
		Н	FIFO
		L	Mailbox

QS725420A PRELIMINARY

Normally, the appropriate output enable signal $(\overline{OE}A \text{ or } \overline{OE}B)$ is HIGH, to disable the outputs at that port, so that the data word present on the bus from external sources gets stored. However, a "loopback" mode of operation also is possible, in which the data word supplied by the outputs of one internal FIFO is "turned around" at the port and read back into the other FIFO. In this mode, the outputs at the port are not disabled. To remain within specification for all timing parameters, the clock cycle frequency must be reduced slightly below the value which otherwise would be permissible for that speed grade of QS725420A.

When a FIFO full condition is reached, write operations are locked out. Following the first read operation from a full FIFO, another memory location is freed up, and the corresponding full flag is de-asserted (FF = HIGH). The first write operation should begin no earlier than a first write latency (tFWL) after the first read operation from a full FIFO, to ensure that correct read data are retrieved.

FIFO Read

Port A reads from FIFO #2 and port B reads from FIFO #1. A read operation is initiated on the rising edge of a clock (CKA or CKB) whenever the appropriate enable (ENA or ENB) is held HIGH; the appropriate request (REQA or REQB) is held HIGH; the appropriate read/write control (R/WA or R/WB) is held HIGH; the FIFO address is selected for the address inputs (A2A-A0A or A0); and the prescribed setup times and hold times are observed for all of these signals. Read data becomes valid on the data-bus pins (D35A-D0A or D35B-D0B) by a time tA after the rising clock (CKA or CKB) edge, provided that the data outputs are enabled.

OE_A and OE_B are assertive LOW, asynchronous, output enable control input signals. Their effect is only to enable or disable the output drivers of the respective port. Disabling the outputs does not disable a read operation; data transmitted to the corresponding output register will remain available later, when the outputs again are enabled, unless it subsequently is overwritten.

When an empty condition is reached, read operations are locked out until a valid write operation(s) has loaded additional data into the FIFO. Following the first write to an empty FIFO, the corresponding empty flag (EF) will be asserted (HIGH). The first read operation should begin no earlier than a first read latency (tfrl) after the first write to an empty FIFO, to ensure that correct read data is retrieved.

Dedicated FIFO Status Flags

Six dedicated FIFO status flags are included for full (FF and FF2), half-full (HF and HF2), and empty (EF and EF2). FF, HF, and EF indicate the status of FIFO #1; and FF2, HF2, and EF2 indicate the status of FIFO #2.

A Full flag is asserted following the rising clock edge for a write operation that fills the FIFO. A Full flag is deasserted following the falling clock edge for a read operation to a full FIFO. A Half-Full flag is updated following the rising clock edge of a read or write operation to a FIFO. An Empty flag is asserted following the rising clock edge for a read operation that empties the FIFO. An Empty flag is de-asserted following the falling clock edge for a write operation to an empty FIFO.

Programmable Status Flags

Four programmable FIFO status flags are provided: two for almost-full (\overline{AF} and \overline{AF} 2), and two for almost-empty (\overline{AE} 1 and \overline{AE} 2). Thus, each port has two programmable flags to monitor the status of the two internal FIFO buffer memories. The offset values for these flags are initialized to eight locations from the respective FIFO boundaries during reset but can be reprogrammed over the entire FIFO depth.

An Almost-Full flag is asserted following the rising clock edge for a write operation that fills the FIFO. An Almost-Full flag is de-asserted following the falling clock edge for a read operation to a full FIFO. An Almost-Empty flag is asserted following the rising clock edge for a read operation that empties the FIFO. An Almost-Empty flag is de-asserted following the falling clock edge for a write operation to an empty FIFO.

QS725420A PRELIMINARY

Flag offsets may be written or read through the port A data bus. All four programmable FIFO status flag offsets can be set simultaneously through a single 36-bit status word, or each programmable flag offset can be set individually through one of four 8-bit status words. Table 3 illustrates the data format for flag-programming words Also, Table 4 defines the meaning of each of the five flags, both the dedicated flags and the flag-programming flags, for the QS725420A.

WARNING: Control inputs which may affect the computation of flag values at a port generally should not change while the clock for that port is HIGH, since some updating of flag values takes place on the falling edge of the clock.

Mailbox Operation

Two mailbox registers are provided for passing system hardware or software control/status words between ports. Each port can read its own mailbox and write to the other port's mailbox. Mailbox access is performed on the rising edge of the controlling FIFO's clock, with the mailbox address selected and the enable HIGH. That is, writing to mailbox register #1, or reading from mailbox register #2, is synchronized to CKA; and writing to mailbox register #2, or reading from mailbox register #1, is synchronized to CKB.

The R/Wa/B and OEA/B pins control the direction and availability of mailbox-register accesses. Each mailbox register has its own New-Mail-Alert Flag (MBF1 and MBF2), which is synchronized to the reading port's clock. These new-mail-alert flags are status indicators only and cannot inhibit mailbox-register read or write operations.

Request/Acknowledge Handshake

A synchronous, request/acknowledge handshake feature is provided for each port, to perform boundary synchronization between asynchronous-operated ports. The use of this feature is optional. When it is used, the request input (REQA/B) is sampled at a rising clock edge. With REQA/B HIGH, R/WA/B determines whether a FIFO read operation or a FIFO write operation is being requested. The acknowledge output (ACKA/B) is updated during the following clock cycle(s). ACKA/B meets the setup and hold time requirements of the enable input (ENA or ENB). Therefore, ACKA/B may be tied back to the enable input to directly gate FIFO accesses, at a slight decrease in maximum operating frequency.

The assertion of ACKa/B signifies that REQa/B was asserted. However, ACKa/B does not depend logically on ENa/B; and thus the assertion of ACKa/B does not prove that a FIFO write access or a FIFO read access actually took place. While REQa/B and ENa/B are being held HIGH, ACKa/B may be considered as a synchronous, predictive boundary flag. That is, ACKa/B acts as a synchronized predictor of the Almost-Full flag \overline{AF} for write operations, or as a synchronized predictor of the Almost-Empty flag \overline{AE} for read operations.

Outside the "almost-full" region and the "almost-empty" region, ACKA/B remains continuously HIGH whenever REQA/B is held continuously HIGH. Within the "almost-full" region or the "almost-empty" region, ACKA/B occurs only on every third cycle, to prevent an overrun of the FIFO's actual full or empty boundaries, and to ensure that the tFWL (first-write latency) and tFRL (first-read latency) specifications are satisfied before ACKA/B is received.

The "almost-full region" is defined as "that region, where the Almost-Full flag is being asserted"; and the "almost-empty region" as "that region, where the Almost-Empty flag is being asserted." Thus, the extent of these "almost" regions depends on how the system has programmed the offset values for the Almost-Full flags and the Almost-Empty flags. If the system has not programmed them, then these offset values remain at their default values, eight in each case.

If a write attempt is unsuccessful because the corresponding FIFO is full, or if a read attempt is unsuccessful because the corresponding FIFO is empty, ACKa/B is not asserted in response to REQa/B.

If the REQ/ACK handshake is not used, then the REQA/B input may be used as a second enable input, at a possible minor loss in maximum operating speed. In this case, the ACKA/B output may be ignored.

WARNING: Whether or not the REQ/ACK handshake is being used, the REQA/B input for a port must be asserted for the corresponding FIFO to operate.

Data Retransmit

A retransmit operation resets the read-address pointer of the corresponding FIFO (#1 or #2) back to the first FIFO physical memory location, so that data may be reread. The write pointer is not affected. The status flags are updated, and a block of up to 256 data words, which previously had been written into and read from a FIFO, can be retrieved. The block to be retransmitted is bounded by the first FIFO memory location and the FIFO memory location addressed by the write pointer. FIFO #1 retransmit is initiated by strobing the $\overline{\text{RT}}$ pin LOW. FIFO #2 retransmit is initiated by strobing the $\overline{\text{RT}}$ pin LOW. Read and write operations to a FIFO should be stopped while the corresponding retransmit signal is being asserted.

Parity Check

The Parity check flags, \overline{PF}_A and \overline{PF}_B , are asserted (LOW) whenever there is a parity error in the data word present on the port A data bus or the port B data bus, respectively. The inputs to the parity-evaluation logic come directly (via isolation transistors) from the data-bus bonding pads, in each case. Thus, \overline{PF}_A and \overline{PF}_B provide parity-error indications for whatever 36-bit words are present at port A and port B, respectively, regardless of whether these words originated within the QS725420A or in the external system.

The four bytes of a 36-bit data word are grouped as D0-D8, D9-D17, D18-D26, and D27-D35. The parity of each 9-bit byte is individually checked, and the four single-bit parity indications are logically inclusive-ORed to produce the parity-flag output. Parity checking is initialized for odd parity at reset, but can be reprogrammed for even parity or for odd parity during operation. Control-register bit 0 (zero) selects the parity mode, odd or even (see Table 3).

All nine bits of each byte are treated alike by the parity logic. The byte parity over the nine bits is compared with the parity mode bit in the control register, to generate a byte-parity-error indication. Then, the four byte-parity-error signals are NORed together to compute the assertive-LOW parity-flag value.

Word-Width Selection on Port B

The word width of data access on Port B is selected by the WS0 and WS1 control inputs. WS0 and WS1 both are tied HIGH for 36-bit access; they both are tied LOW for single-byte access. For double-byte access, WS0 is tied HIGH and WS1 is tied LOW.

In the single byte-access or double-byte access modes, FIFO write operations on port B essentially pack the data to form 36-bit words, as viewed from port <N> A. Similarly, single-byte or double-byte FIFO read operations on port B essentially unpack 36-bit words through a series of shift operations. FIFO status flags are updated following the last access which forms a complete 36-bit transfer.

Since the values for each status flag are computed by logic directly associated with one of the two FIFO-memory arrays, and not by logic associated with port B, the flag values reflect the array fullness situation in terms of complete 36-bit words, and not in terms of bytes or double bytes.

However, there is no such restriction for switching from writing to reading, or from reading to writing, at port B. As long as tRWs, tDs, and tA are satisfied, R/WB may change state after any single-byte or double-byte access, and not only after a full 36-bit-word access.

Also, the word-width-matching feature continues to operate properly in "loopback" mode.

Note that the programmable word-width-matching feature is only supported for FIFO accesses. Mailbox and data bypass operations do not support word-width matching between port A and port B. Tables 2, 3, and 4, and Figures 6a, 6b, 7a, and 7b summarize word-width selection for Port B.

TABLE 2. PORT B WORD-WIDTH SELECTION

WS1	WS0	Port B Data Width
Н	Н	36-Bit
Н	L	(Reserved)
L	Н	18-Bit
L	L	9-Bit

TABLE 3. RESOURCE-REGISTER PROGRAMMING

Resource- Register Address											
A2A	A 1A	A ₀ A	Resource-Register Contents								
			NORMAL FIFO OPERATION								
			D35A D0A	7							
Н	Н	Н	XX	(
			MAILBOX								
			D35A D0A								
Н	Н	L	XX								
			AF2, AE2, AF1, AE1 FLAG REGISTER (36-BIT MODE)								
			D35A D34A-D27A D26A D25A-D18A D17A D16A-D9A D8A D7A-D0A								
Н	L	Н	X $\overline{AF2}$ Offset ⁽¹⁾ X $\overline{AE2}$ Offset ⁽¹⁾ X $\overline{AF1}$ Offset ⁽¹⁾ X $\overline{AE1}$ Offset ⁽¹⁾	1)							
			CONTROL REGISTER (WRITE-ONLY) PARITY								
			D35A D1A D0A								
Н	L	L	XX Parity Mode	(2)							
			O DIT AF4 FI AO OFFORT DEGISTED								
			8-BIT ĀĒ1 FLAG OFFSET REGISTER								
L	Н	Н	D35A D8A D7A-D0A X X ĀĒ1 Offset(1)	1)							
	- 11	- ' '	A ALTOHSEL								
			8-BIT AF1 FLAG OFFSET REGISTER								
			D35A D8A D7A-D0A								
L	Н	L	XX AF1 Offset ⁽¹⁾	1)							
			_								
			8-BIT AE2 FLAG OFFSET REGISTER								
			D35A D8A D7A-D0A								
L	L	Н	XX ĀĒ2 Offset ⁽¹⁾	1)							
			8-BIT AF2 FLAG OFFSET REGISTER								
			D35A D7A-D0A								
L	L	L	X	1)							
_	_	_	All 2 Oliget								

Notes:

- 1. All four programmable-flag offset values are initialized to eight (8) during a reset operation.
- 2. Odd parity = HIGH; even parity = LOW. The parity mode is initialized to odd during a reset operation.

TABLE 4. FLAG DEFINITION TABLE(1)

	Valid Full-V	Vord Read	Cycles Re	emaining	Valid Full-Word Write Cycles Remaining			
	Flag = LOW		Flag = HIGH		Flag = LOW		Flag = HIGH	
Flag	Min	Max	Min	Max	Min	Max	Min	Max
FF	256	256	0	255	0	0	1	256
ĀĒ	256 – p	256	0	255 – p	0	р	p + 1	256
ĦF	129	256	0	128	0	127	128	256
ĀĒ	0	q	q + 1	256	256 – q	256	0	255 – q
ĒĒ	0	0	1	256	256	256	0	255

- 1. q = Programmable almost-empty offset value (default value: <math>q = 8).
 - p = Programmable almost-full offset value (default value: <math>p = 8).

FIGURE 6A. 36-18 FUNNELING THROUGH FIFO #1





FIGURE 6B. 36-9 FUNNELING THROUGH FIFO #1



- 1. The heavy black borders on the register segments indicate the main data path, suitable for most applications. Alternate paths feature a different ordering of bytes within a word, at port B.
- 2. The funneling process does not change the ordering of bits within a byte. Halfwords (Figure 6a) or bytes (Figure 6b) are transferred in parallel form from port A to port B.
- 3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle before again attempting to read data D35-D0, and three dummy words should be passed through initially. Also, incomplete data words may occur when the word width is changed from shorter to longer at an inappropriate point in the data block passing through the FIFO.

FIGURE 7A. 18-36 DEFUNNELING THROUGH FIFO #2






FIGURE 7B. 9-36 DEFUNNELING THROUGH FIFO #2



- 1. The heavy black borders on the register segments indicate the only data paths used. The other byte segments of port B do not participate in the data path during defunneling.
- 2. The funneling process does not change the ordering of bits within a byte. Halfwords (Figure 7a) or bytes (Figure 7b) are transferred in parallel form from port A to port B.
- 3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle before again attempting to send data, and three dummy words should be passed through initially. Also, incomplete data words may occur when the word width is changed from shorter to longer, at an inappropriate point in the data block passing through the FIFO.


TIMING DIAGRAMS

FIGURE 8. RESET TIMING




- RS overrides all other input signals, except for R/WA, and operates asynchronously.
 RS operates whether or not ENA and/or ENB are asserted. However, at least one rising edge and one falling edge of both CKA and CKB must occur while RS is being asserted (is LOW), with timing as defined by trss and trsh.
- 2. Otherwise, tRSS, tRSH need not be met unless the rising edge of CKa and/or CKB occurs while that clock is enabled.
- 3. The parity check is initialized to odd-byte parity at reset.
- 4. The \overline{AE} and \overline{AF} flag offsets are initialized to eight locations from the boundary at reset.

FIGURE 9. DATA BYPASS TIMING




- 1. trss, trsh need not be met unless the rising edge of CKA and/or CKB occurs while that clock is enabled.
- 2. Port A is considered the master port for bypass operation. Thus, CKA, R/WA, and ENA control the transmission of data between ports at reset.

FIGURE 10. PORT A FIFO READ/WRITE




- 1. The port A parity error flag ($\overline{PF}A$) reflects the parity status of data present on the data bus.
- 2. The status of $\overline{OE}A$ does not gate read or write operations.
- 3. If \overline{OE}_A is left LOW during a write operation, then the previous data held in the output latch is written back into FIFO #1.

FIGURE 11. PORT B FIFO READ/WRITE




- 1. The port B parity error flag (\overline{PF}_B) reflects the parity status of data present on the data bus.
- 2. The status of \overline{OE}_B does not gate read or write operations.
- 3. If $\overline{\mathsf{OE}}_\mathsf{B}$ is left LOW during a write operation, then the previous data held in the output latch is written back into FIFO #2.

FIGURE 12. PORT A MAILBOX ACCESS




- 1. Both edges of MBF2 are synchronized to the port A clock, CKa.
- 2. Both edges of MBF1 are synchronized to the port A clock, CKB.
- 3. There is a maximum of two CK_B clock cycles of synchronization latency before MBF1 is asserted to indicate valid new mailbox data.
- 4. The status of mailbox flags does not prevent mailbox read or write operations.

FIGURE 13. PORT B MAILBOX ACCESS




- 1. Both edges of MBF2 are synchronized to the port A clock, CKa.
- 2. Both edges of MBF1 are synchronized to the port A clock, CKB.
- 3. There is a maximum of two CKA clock cycles of synchronization latency before $\overline{\text{MBF}}2$ is asserted to indicate valid new mailbox data. If CKB and CKA are identical there is a maximum of one clock cycle.
- 4. The status of mailbox flags does not prevent mailbox read or write operations.

FIGURE 14. FLAG PROGRAMMING



- 1. For valid flag address codes and data formats, see flag programming words table.
- 2. If flag status is altered by flag programming, the updated flags will be valid within the time trans.
- 3. The control register may be loaded as shown here, with A2A, A1A, A0A = HLL. However, it is not available for reading back.


FIGURE 15. EMPTY FLAG TIMING



Notes:


- A2A, A1A, A0A, and A0B all are held HIGH for FIFO access at port A. A0B is held HIGH for FIFO access at port B.
- 2. Parameters without parentheses apply to FIFO #2 operation. Parameters with parentheses apply to FIFO #1 operation.

FIGURE 16. ALMOST-EMPTY FLAG TIMING



- A2A, A1A, A0A, and A0B all are held HIGH for FIFO access at port A. A0B is held HIGH for FIFO access at port B.
- Parameters without parentheses apply to FIFO #2 operation.Parameters with parentheses apply to FIFO #1 operation.


FIGURE 17. FULL FLAG TIMING



Notes:


- A2A, A1A, and A0A all are held HIGH for FIFO access at port A. A0B is held HIGH for FIFO access at port B.
- 2. Parameters without parentheses apply to FIFO #1. Parameters with parentheses apply to FIFO #2.

FIGURE 18. ALMOST-FULL FLAG TIMING




- 1. A2A, A1A, and A0A all are held HIGH for FIFO access at port A. A0B is held HIGH for FIFO access at port B.
- 2. Parameters without parentheses apply to FIFO #1. Parameters with parentheses apply to FIFO #2.

FIGURE 19. HALF-FULL FLAG TIMING



- A2A, A1A, and A0A all are held HIGH for FIFO access at port A. A0B is held HIGH for FIFO access at port B.
- 2. Parameters without parentheses apply to FIFO #1. Parameters with parentheses apply to FIFO #2.


FIGURE 20. FIFO #1 RETRANSMIT TIMING



Notes:


- 1. trss and trsh need not be met unless a rising edge of CKA or CKB occurs while the clock is enabled.
- 2. trss is the time needed to deassert RT1 before returning to a normal FIFO cycle.
- 3. trsh is the time needed before asserting RT1 after a normal FIFO cycle.
- 4. Read write operations to FIFO #1 should be disabled while RT1 is being asserted.

FIGURE 21. FIFO #2 RETRANSMIT TIMING




- 1. trss and trsh need not be met unless a rising edge of CKA or CKB occurs while the clock is enabled.
- 2. trss is the time needed to de-assert RT2 before returning to a normal FIFO cycle.
- 3. trsh is the time needed before asserting RT2 after a normal FIFO cycle.

FIGURE 22. FIFO #1 WRITE AND READ OPERATION IN NEAR-EMPTY REGION




- 1. A2A, A1A, A0A, and A0B all are held HIGH for FIFO access.
- 2. \overline{OE}_A is held HIGH.
- 3. $\overline{\mathsf{OE}}_\mathsf{B}$ is held LOW.
- 4. tfrl (first-read latency) The first read following an empty condition may begin no earlier than tfrl after the first write to an empty FIFO, to ensure that valid read data is retrieved.

FIGURE 23. FIFO #2 WRITE AND READ OPERATION IN NEAR-EMPTY REGION




- 1. A2A, A1A, A0A, and A0B all are held HIGH for FIFO access.
- 2. \overline{OE}_A is held HIGH.
- 3. $\overline{\mathsf{OE}}_\mathsf{B}$ is held LOW.
- 4. tfrl (first-read latency) The first read following an empty condition may begin no earlier than tfrl after the first write to an empty FIFO, to ensure that valid read data is retrieved.

FIGURE 24. FIFO #1 WRITE AND READ OPERATION IN NEAR-FULL REGION




- 1. A2A, A1A, A0A, and A0B all are held HIGH for FIFO access at port A. A0B is held HIGH for FIFO access at port B.
- 2. OEA is held HIGH.
- 3. \overline{OE}_B is held LOW.
- 4. tfwl (first-write latency) The first write following a full condition may begin no earlier than tfwl after the first read from a full FIFO, to ensure that valid write data is written.

FIGURE 25. FIFO #2 WRITE AND READ OPERATION IN NEAR-FULL REGION



- 1. A2A, A1A, A0A, and A0B all are held HIGH for FIFO access at port A. A0B is held HIGH for FIFO access at port B.
- 2. \overline{OE}_A is held HIGH.
- 3. \overline{OE}_B is held LOW.
- 4. tfwl (first-write latency) The first write following a full condition may begin no earlier than tfwl after the first read from a full FIFO, to ensure that valid write data is written.


FIGURE 26. PORT B DOUBLE-BYTE FIFO #1 READ ACCESS FOR 36-TO-18 FUNNELING



Notes:


- 1. A0B is held HIGH for FIFO access.
- 2. $\overline{\mathsf{OE}}_\mathsf{B}$ is held LOW.
- 3. WS0 is held HIGH and WS1 is held LOW for double-byte access.

FIGURE 27. DOUBLE-BYTE FIFO #2 WRITE ACCESS FOR 18-TO-36 DEFUNNELING



- 1. A0B is held HIGH for FIFO access.
- 2. $\overline{\mathsf{OE}}_\mathsf{B}$ is held HIGH.
- 3. WS0 is held HIGH and WS1 is held LOW for double-byte access.


FIGURE 28. PORT B SINGLE-BYTE FIFO #1 READ ACCESS FOR 9-TO-36 DEFUNNELING



Notes:

- 1. A0B is held HIGH for FIFO access.
- 2. $\overline{\mathsf{OE}}_\mathsf{B}$ is held LOW.
- 3. WS0 and WS1 both are held LOW for single-byte access.


FIGURE 29. PORT B SINGLE-BYTE FIFO #2 WRITE ACCESS FOR 9-TO-36 DEFUNNELING



- 1. A0B is held HIGH for FIFO access.
- 2. OEB is held HIGH.
- 3. WS0 and WS1 both are held LOW for single-byte access.

5


FIGURE 30. WRITE REQUEST/ACKNOWLEDGE HANDSHAKE



Notes:

- 1. For a FIFO access to occur, REQ and EN must be held HIGH for the required setup and hold times.
- ACK can be tied directly to EN to directly gate FIFO accesses.
 * indicates where a write would take place, if ACK were tied to EN.
- 3. REQ must be maintained HIGH throughout the entire clock cycle for ACK to be generated.
- 4. When REQ/ACK handshake is not used, ACK can be ignored, and REQ may be tied HIGH or used as a second enable.
- 5. Parameters without parentheses apply to port A. Parameters with parentheses apply to port B.

FIGURE 31. READ REQUEST/ACKNOWLEDGE HANDSHAKE



- 1. For a FIFO access to occur, REQ and EN must be held HIGH for the required setup and hold times.
- 2. ACK can be tied directly to EN to directly gate FIFO accesses.

 * indicates where a read would take place, if ACK were tied to EN.
- 3. REQ must be maintained HIGH throughout the entire clock cycle for ACK to be generated.
- 4. When REQ/ACK handshake is not used, ACK can be ignored, and REQ may be tied HIGH or used as a second enable.
- 5. Parameters without parentheses apply to port A. Parameters with parentheses apply to port B.

ORDERING INFORMATION

Example:

