74LVT2453.3 V octal transceiver with direction pin (3-state)Rev. 4 - 24 December 2013Product data sheet

### 1. General description

The 74LVT245 is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3 V.

This device is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. It features an output enable  $(\overline{OE})$  input for easy cascading and a direction (DIR) input for direction control.

### 2. Features and benefits

- 3-state buffers
- Octal bidirectional bus interface
- Input and output interface capability to systems at 5 V supply
- TTL input and output switching levels
- Output capability: +64 mA/–32 mA
- Latch-up protection exceeds 500 mA per JESD78 class II level A
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Bus-hold data inputs eliminate the need for external pull-up resistors for unused inputs
- Live insertion/extraction permitted
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus

### 3. Ordering information


### Table 1. Ordering information

Type number	Package						
	Temperature range	Name	Description	Version			
74LVT245D	–40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1			
74LVT245DB	–40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1			
74LVT245PW	–40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1			
74LVT245BQ	–40 °C to +85 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm	SOT764-1			




#### 3.3 V octal transceiver with direction pin (3-state)

## 4. Functional diagram



3.3 V octal transceiver with direction pin (3-state)

## 5. Pinning information



### 5.1 Pinning

### 5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
DIR	1	direction control
A0 to A7	2, 3, 4, 5, 6, 7, 8, 9	data input/output
GND	10	ground (0 V)
B0 to B7	18, 17, 16, 15, 14, 13, 12, 11	data input/output
OE	19	output enable input (active LOW)
V <sub>CC</sub>	20	supply voltage

3.3 V octal transceiver with direction pin (3-state)

### 6. Functional description

		Inputs/outputs		
OE	DIR	An	Bn	
L	L	An = Bn	inputs	
L	Н	inputs	Bn = An	
Н	Х	Z	Z	

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

Z = high impedance OFF-state.

## 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).[1][2]

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+4.6	V
VI	input voltage		<u>[3]</u> –0.5	7.0	V
Vo	output voltage	output in OFF or HIGH state	<u>[3]</u> –0.5	+7	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
Ι <sub>ΟΚ</sub>	output clamping current	V <sub>O</sub> < 0 V	-50	-	mA
lo	output current	output in LOW state	-	128	mA
		output in HIGH state	-64	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb}$ = -40 °C to +85 °C	<u>[4]</u> _	500	mW

[1] Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

[3] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[4] For SO20 packages: above 70 °C derate linearly with 8 mW/K.

For SSOP20 and TSSOP20 packages: above 60 °C derate linearly with 5.5 mW/K. For DHVQFN20 packages: above 60 °C derate linearly with 4.5 mW/K.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		2.7	3.6	V
VI	input voltage		0	5.5	V
I <sub>OH</sub>	HIGH-level output current		-	-32	mA

74LVT245

© NXP B.V. 2013. All rights reserved.

### **NXP Semiconductors**

## 74LVT245

### 3.3 V octal transceiver with direction pin (3-state)

Table 5.	Recommended operating conditions continued					
Symbol	Parameter	Conditions	Min	Max	Unit	
I <sub>OL</sub>	LOW-level output current		-	32	mA	
		current duty cycle $\leq 50$ %; $f_i \geq 1~kHz$	-	64	mA	
T <sub>amb</sub>	ambient temperature	in free air	-40	+85	°C	
$\Delta t / \Delta V$	input transition rise and fall rate	output enabled	-	10	ns/V	

## 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40	°C to +85 °	С	Unit
				Min	Typ[1]	Max	
V <sub>IK</sub>	input clamping voltage	$V_{CC} = 2.7 \text{ V}; \text{ I}_{IK} = -18 \text{ mA}$		-1.2	-0.9	-	V
V <sub>IH</sub>	HIGH-level input voltage			2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	0.8	
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC}$ = 2.7 V to 3.6 V; $I_{OH}$ = $-100~\mu A$		$V_{CC}-0.2$	$V_{CC}-0.1$	-	V
		$V_{CC}$ = 2.7 V; $I_{OH}$ = -8 mA		2.4	2.5	-	
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -32 \text{ mA}$		2.0	2.2	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = 2.7 \text{ V}; \text{ I}_{OL} = 100 \mu\text{A}$			0.1	0.2	V
		$V_{CC} = 2.7 \text{ V}; \text{ I}_{OL} = 24 \text{ mA}$		-	0.3	0.5	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 16 mA		-	0.25	0.4	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 32 mA		-	0.3	0.5	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 64 mA		-	0.4	0.55	V
I <sub>I</sub>	input leakage current	control pins					
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V}; \text{ V}_{I} = 5.5 \text{ V}$		-	1	10	μA
		$V_{CC}$ = 3.6 V; $V_{I}$ = $V_{CC}$ or GND		-	±0.1	±1	μA
		I/O data pins	[2]				
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = 5.5 \text{ V}$		-	1	20	μA
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC}$		-	0.1	1	μA
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = 0 \text{ V}$		-5	-1	-	μA
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; \text{ V}_{I} \text{ or } \text{ V}_{O} = 0 \text{ V to } 4.5 \text{ V}$		-	1	±100	μA
I <sub>LO</sub>	output leakage current	$V_{O}$ = 5.5 V; $V_{CC}$ = 3.6 V; output HIGH		-	60	125	μA
I <sub>O(pu/pd)</sub>	power-up/power-down output current	$\begin{array}{l} V_{CC} \leq 1.2 \ V \ V_O = \underline{0.5} \ V \ to \ V_{CC;} \\ V_I = GND \ or \ V_{CC;} \ \overline{OE} = don't \ care \end{array}$	<u>[3]</u>	-	15	±100	μA
I <sub>BHL</sub>	bus hold LOW current	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 0.8 \text{ V}$		75	150	-	μA
I <sub>BHH</sub>	bus hold HIGH current	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 2.0 \text{ V}$		-	-150	-75	μA
I <sub>BHLO</sub>	bus hold LOW overdrive current	$V_{CC}$ = 0 V to 3.0 V; V <sub>I</sub> = 3.6 V	<u>[4]</u>	500	-	-	μΑ
I <sub>BHHO</sub>	bus hold HIGH overdrive current	$V_{CC} = 0 V$ to 3.0 V; $V_I = 3.6 V$	<u>[4]</u>	-	-	-500	μA

## 3.3 V octal transceiver with direction pin (3-state)

74LVT245

Symbol	Parameter	Conditions		–40 °C to +85 °C			Unit
				Min	Typ[1]	Max	
I <sub>CC</sub>	supply current	$V_{CC}$ = 3.6 V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0 A					•
		outputs HIGH		-	0.13	0.19	mA
		outputs LOW		-	3	12	mA
		outputs disabled		-	0.13	0.19	mA
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC} = 3.0$ V to 3.6 V; one input = $V_{CC} - 0.6$ V; other inputs at $V_{CC}$ or GND	<u>[5]</u>	-	0.1	0.2	mA
CI	input capacitance	DIR and $\overline{OE}$ inputs; outputs disabled; V <sub>I</sub> = 0 V or 3.0 V		-	4	-	pF
C <sub>I/O</sub>	input/output capacitance	at input/output data pins, outputs disabled; $V_{I/O} = 0 \ V \ or \ 3.0 \ V$		-	10	-	pF

#### Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at V<sub>CC</sub> = 3.3 V (unless stated otherwise) and T<sub>amb</sub> = 25 °C.

[2] Unused pins at  $V_{CC}$  or GND.

[3] This parameter is valid for any V<sub>CC</sub> between 0 V and 1.2 V with a transition time of up to 10 ms. From V<sub>CC</sub> = 1.2 V to V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V a transition time of 100 ms is permitted. This parameter is valid for T<sub>amb</sub> = +25 °C only.

[4] This is the bus hold overdrive current required to force the input to the opposite logic state.

[5] This is the increase in supply current for each input at the specified voltage level other than  $V_{CC}$  or GND.

## **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol	Parameter	Conditions	-40	°C to +85	5 °C	Unit
			Min	Typ <mark>[1]</mark>	Max	
t <sub>PLH</sub>	LOW to HIGH propagation delay	An to Bn or Bn to An				
		$V_{CC} = 2.7 V$	-	-	4.7	ns
		$V_{CC}$ = 3.3 V $\pm$ 0.3 V	1.0	2.4	4.0	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	An to Bn or Bn to An				
		$V_{CC} = 2.7 V$	-	-	4.6	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.0	2.4	4.0	ns
t <sub>PZH</sub>	OFF-state to HIGH propagation delay	see Figure 6				
		$V_{CC} = 2.7 V$	-	-	7.1	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.1	3.3	5.5	ns
t <sub>PZL</sub>	OFF-state to LOW propagation delay	see Figure 6				
		$V_{CC} = 2.7 V$	-	-	6.5	ns
		$V_{CC} = 3.3 V \pm 0.3 V$ 1.1	3.3	5.5	ns	
t <sub>PHZ</sub>	HIGH to OFF-state propagation delay	see <u>Figure 6</u>				
		$V_{CC} = 2.7 V$	-	-	6.5	ns
		$V_{CC}=3.3~V\pm0.3~V$	2.2	3.6	5.9	ns


#### 3.3 V octal transceiver with direction pin (3-state)


Voltages	are referenced to $GND$ (ground = 0 V).	For test circuit see <u>Figure 7</u> .				
Symbol	Parameter	Conditions	-4	–40 °C to +85 °C		
			Min	Typ[1]	Max	
t <sub>PLZ</sub> LOW to OFF-state propagation delay		see Figure 6	·	·		
		$V_{CC} = 2.7 V$	-	-	4.8	ns
		$V_{CC}$ = 3.3 V $\pm$ 0.3 V	2.0	3.4	4.8	ns

#### Table 7. Dynamic characteristics ... continued

[1] Typical values are measured at  $T_{amb}$  = 25  $^\circ C$  and  $V_{CC}$  = 3.3 V.

## 11. Waveforms





### **NXP Semiconductors**

**Measurement points** 

Input

Table 8.

 $V_{\text{CC}}$ 

## 74LVT245

### 3.3 V octal transceiver with direction pin (3-state)

-00	pat					
		VI	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>
2.7 V to 3.6	V	GND to 2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V
				t <sub>W</sub>	<b>→</b>	
			V <sub>1</sub> 90 %		×	
		nega pi	ulse 🕇 🕅		VM X	
			0 V 10	) %	$\neq$	
			→ t <sub>f</sub> +	-	► t <sub>r</sub> I	
			→ t <sub>r</sub>  ←	-	► t <sub>f</sub>	
			VI 90	)%	$\star$	
		posi pi		N	VM↓	
			0 V <u>10 %</u>		<del>\</del>	
			•	t <sub>W</sub>	<b>&gt;</b>	
				V <sub>CC</sub>	V <sub>EXT</sub>	
		-		1		
			PULSE VI			
			GENERATOR			
		L				
			r <del>h</del> i	rh rh rh	hh hh	
					001aae235	
Te	est data is	given in <u>Table 9</u> .				
D	efinitions	test circuit:				
R	L = Load	resistance.				
		capacitance including				
R	<sub>T</sub> = Termii	nation resistance sho	ould be equal to outp	ut impedance Z <sub>o</sub> of the	e pulse generator.	
V	<sub>EXT</sub> = Exte	ernal voltage for mea	suring switching time	es.		
Fig 7. T	est circu	uit for switching ti	imes			


Output

### Table 9. Test data

Input			Load		V <sub>EXT</sub>			
VI	f <sub>i</sub>	tw	t <sub>r</sub> , t <sub>f</sub>	RL	CL	t <sub>PHZ</sub> , t <sub>PZH</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>
2.7 V	$\leq$ 10 MHz	500 ns	$\leq$ 2.5 ns	500 Ω	50 pF	GND	6 V	open

3.3 V octal transceiver with direction pin (3-state)


## 12. Package outline



#### Fig 8. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.


3.3 V octal transceiver with direction pin (3-state)



#### Fig 9. Package outline SOT339-1 (SSOP20)

All information provided in this document is subject to legal disclaimers.


3.3 V octal transceiver with direction pin (3-state)



#### Fig 10. Package outline SOT360-1 (TSSOP20)

All information provided in this document is subject to legal disclaimers.

3.3 V octal transceiver with direction pin (3-state)



DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1

#### Fig 11. Package outline SOT764-1 (DHVQFN20)

All information provided in this document is subject to legal disclaimers.

3.3 V octal transceiver with direction pin (3-state)

## **13. Abbreviations**

Acronym	Description
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

Table 11. Revisio	on history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVT245 v.4	20131224	Product data sheet	-	74LVT245 v.3
Modifications:	<ul> <li>Minimum, ty</li> </ul>	pical and maximum value	of I <sub>BHH</sub> corrected (errata	ı).
74LVT245 v.3	20080508	Product data sheet	-	74LVT245 v.2
74LVT245 v.2	19980219	Product specification	-	74LVT245 v.1
74LVT245 v.1	19940520	Product specification	-	-

## **15. Legal information**

### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP B.V. 2013. All rights reserved.

### 3.3 V octal transceiver with direction pin (3-state)

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

# own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications. **Translations** — A non-English (translated) version of a document is for

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

NXP Semiconductors' specifications such use shall be solely at customer's

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

#### 3.3 V octal transceiver with direction pin (3-state)

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms 7
12	Package outline 9
13	Abbreviations 13
14	Revision history 13
15	Legal information 14
15.1	Data sheet status 14
15.2	Definitions 14
15.3	Disclaimers
15.4	Trademarks 15
16	Contact information 15
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 24 December 2013 Document identifier: 74LVT245