

3.3V ZERO DELAY **CLOCK BUFFER**

FEATURES:

- · Phase-Lock Loop Clock Distribution
- 10MHz to 133MHz operating frequency
- · Distributes one clock input to one bank of five and one bankd of four outputs
- · Separate output enable for each output bank
- Output Skew < 250ps
- Low jitter <200 ps cycle-to-cycle
- · IDT2309-1 for Standard Drive
- IDT2309-1H for High Drive
- · No external RC network required
- Operates at 3.3V VDD
- · Available in SOIC and TSSOP packages


DESCRIPTION:

The IDT2309 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

The IDT2309 is a 16-pin version of the IDT2305. The IDT2309 accepts one reference input, and drives two banks of four low skew clocks. The -1H version of this device operates at up to 133MHz frequency and has higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT2309 enters power down, and the outputs are tri-stated. In this mode, the device will draw less than 25µA.

The IDT2309 is characterized for both Industrial and Commercial operation.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

AUGUST 2012

PINCONFIGURATION



APPLICATIONS:

- SDRAM
- Telecom
- Datacom
- PC Motherboards/Workstations
- Critical Path Delay Designs

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Rating | Max. | Unit |
|--------------------|---------------------------|--------------|------|
| VDD | Supply Voltage Range | -0.5 to +4.6 | V |
| VI ⁽²⁾ | Input Voltage Range (REF) | -0.5 to +5.5 | V |
| VI | Input Voltage Range | -0.5 to | V |
| | (except REF) | VDD+0.5 | |
| IIK (VI < 0) | Input Clamp Current | -50 | mA |
| Io (Vo = 0 to VDD) | Continuous Output Current | ±50 | mA |
| VDD or GND | Continuous Current | ±100 | mA |
| TA = 55°C | Maximum Power Dissipation | 0.7 | W |
| (in still air)(3) | | | |
| Tstg | Storage Temperature Range | -65 to +150 | °C |
| Operating | Commercial Temperature | 0 to +70 | °C |
| Temperature | Range | | |
| Operating | Industrial Temperature | -40 to +85 | °C |
| Temperature | Range | | |

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

PIN DESCRIPTION

| Pin Name | Pin Number | Туре | Functional Description |
|-----------------------|------------|------|--|
| REF | 1 | IN | Input reference clock, 5 Volt tolerant input |
| CLKA1 ⁽¹⁾ | 2 | Out | Output clock for bank A |
| CLKA2 ⁽¹⁾ | 3 | Out | Output clock for bank A |
| V _{DD} | 4, 13 | PWR | 3.3V Supply |
| GND | 5,12 | GND | Ground |
| CLKB1 ⁽¹⁾ | 6 | Out | Output clock for bank B |
| CLKB2 ⁽¹⁾ | 7 | Out | Output clock for bank B |
| S2 ⁽²⁾ | 8 | IN | Select input Bit 2 |
| S1 ⁽²⁾ | 9 | IN | Select input Bit 1 |
| CLKB3 ⁽¹⁾ | 10 | Out | Output clock for bank B |
| CLKB4 ⁽¹⁾ | 11 | Out | Output clock for bank B |
| CLKA3 ⁽¹⁾ | 14 | Out | Output clock for bank A |
| CLKA4 ⁽¹⁾ | 15 | Out | Output clock for bank A |
| CLKOUT ⁽¹⁾ | 16 | Out | Output clock, internal feedback on this pin |

- 1. Weak pull down on all outputs.
- 2. Weak pull ups on these inputs.

FUNCTION TABLE(1)

| S2 | S1 | CLKA | CLKB | CLKOUT ⁽²⁾ | Output Source | PLL Shut Down |
|----|----|-----------|-----------|-----------------------|---------------|---------------|
| L | L | Tri-State | Tri-State | Driven | PLL | N |
| L | Н | Driven | Tri-State | Driven | PLL | N |
| Н | L | Driven | Driven | Driven | REF | Υ |
| Н | Н | Driven | Driven | Driven | PLL | N |

NOTES:

- 1. H = HIGH Voltage Level.
 - L = LOW Voltage Level
- 2. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the REF and the output.

DC ELECTRICAL CHARACTERISTICS-COMMERCIAL

| Symbol | Parameter | Conditi | ons | Min. | Max. | Unit |
|--------|--------------------------|-----------------------------|-----------------------------|------|------|------|
| VIL | Input LOW Voltage Level | | | _ | 0.8 | V |
| VIH | Input HIGH Voltage Level | | | 2 | _ | V |
| lıL | Input LOW Current | VIN = 0V | | _ | 50 | μA |
| Іін | Input HIGH Current | VIN = VDD | | _ | 100 | μΑ |
| Vol | Output LOW Voltage | Standard Drive | IOL = 8mA | _ | 0.4 | V |
| | | High Drive | IOL = 12mA (-1H) | | | |
| Vон | Output HIGH Voltage | Standard Drive | Iон = -8mA | 2.4 | _ | V |
| | | High Drive | Iон = -12mA (-1H) | | | |
| IDD_PD | Power Down Current | REF = 0MHz (S2 = S1 = H) | | _ | 12 | μΑ |
| IDD | Supply Current | Unloaded Outputs at 66.66MH | z, SEL inputs at VDD or GND | _ | 32 | mA |

OPERATING CONDITIONS-COMMERCIAL

| Symbol | Parameter | Min. | Max. | Unit |
|--------|---|------|------|------|
| VDD | Supply Voltage | 3 | 3.6 | V |
| TA | Operating Temperature (Ambient Temperature) | 0 | 70 | °C |
| CL | Load Capacitance < 100MHz | _ | 30 | pF |
| | Load Capacitance 100MHz - 133MHz | | 10 | |
| CIN | Input Capacitance | _ | 7 | pF |

SWITCHING CHARACTERISTICS (2309-1) - COMMERCIAL (1,2)

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|--------|---|---|------|------|------|------|
| tı | Output Frequency | 10pF Load | 10 | _ | 133 | MHz |
| | | 30pF Load | 10 | _ | 100 | |
| | Duty Cycle = t2 ÷ t1 | Measured at 1.4V, Fout = 66.66MHz | 40 | 50 | 60 | % |
| ts | Rise Time | Measured between 0.8V and 2V | _ | _ | 2.5 | ns |
| t4 | FallTime | Measured between 0.8V and 2V | _ | _ | 2.5 | ns |
| t5 | Output to Output Skew | All outputs equally loaded | _ | _ | 250 | ps |
| t6A | Delay, REF Rising Edge to CLKOUT Rising Edge(2) | Measured at VDD/2 | _ | 0 | ±350 | ps |
| t6B | Delay, REF Rising Edge to CLKOUT Rising Edge(2) | Measured at VDD/2 in PLL bypass mode (IDT2309 only) | 1 | 5 | 8.7 | ns |
| t7 | Device-to-Device Skew | Measured at VDD/2 on the CLKOUT pins of devices | _ | 0 | 700 | ps |
| tı | Cycle-to-Cycle Jitter | Measured at 66.66MHz, loaded outputs | _ | _ | 200 | ps |
| tLOCK | PLL Lock Time | Stable power supply, valid clock presented on REF pin | _ | _ | 1 | ms |

- 1. REF Input has a threshold voltage of VDD/2.
- 2. All parameters specified with loaded outputs.

SWITCHING CHARACTERISTICS (2309-1H)-COMMERCIAL (1,2)

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|------------|--|---|------|------|------|------|
| tı | Output Frequency | 10pF Load | 10 | | 133 | MHz |
| | | 30pF Load | 10 | _ | 100 | |
| | Duty Cycle = t2 ÷ t1 | Measured at 1.4V, Fouт = 66.66MHz | 40 | 50 | 60 | % |
| | Duty Cycle = t2 ÷ t1 | Measured at 1.4V, Fouт <50MHz | 45 | 50 | 55 | % |
| ts | Rise Time | Measured between 0.8V and 2V | _ | _ | 1.5 | ns |
| t4 | Fall Time | Measured between 0.8V and 2V | _ | _ | 1.5 | ns |
| t5 | Output to Output Skew | All outputs equally loaded | _ | _ | 250 | ps |
| t6A | Delay, REF Rising Edge to CLKOUT Rising Edge | Measured at VDD/2 | | 0 | ±350 | ps |
| t6B | Delay, REF Rising Edge to CLKOUT Rising Edge | Measured at VDD/2 in PLL bypass mode (IDT2309 only) | 1 | 5 | 8.7 | ns |
| t7 | Device-to-Device Skew | Measured at VDD/2 on the CLKOUT pins of devices | | 0 | 700 | ps |
| t 8 | Output Slew Rate | Measured between 0.8V and 2V using Test Circuit 2 | 1 | _ | _ | V/ns |
| tı | Cycle-to-Cycle Jitter | Measured at 66.66MHz, loaded outputs | _ | _ | 200 | ps |
| tlock | PLLLockTime | Stable power supply, valid clock presented on REF pin | _ | _ | 1 | ms |

NOTES:

- 1. REF Input has a threshold voltage of VDD/2.
- 2. All parameters specified with loaded outputs.

DC ELECTRICAL CHARACTERISTICS-INDUSTRIAL

| Symbol | Parameter | Conditi | ons | Min. | Max. | Unit |
|--------|--------------------------|-----------------------------|-----------------------------|------|------|------|
| VIL | Input LOW Voltage Level | | | _ | 0.8 | V |
| VIH | Input HIGH Voltage Level | | | 2 | _ | V |
| lıL | Input LOW Current | VIN = 0V | | _ | 50 | μΑ |
| Іін | Input HIGH Current | VIN = VDD | | _ | 100 | μΑ |
| Vol | Output LOW Voltage | Standard Drive | IOL = 8mA | _ | 0.4 | V |
| | | High Drive | IOL = 12mA (-1H) | | | |
| Vон | Output HIGH Voltage | Standard Drive | Iон = -8mA | 2.4 | _ | V |
| | | High Drive | Iон = -12mA (-1H) | | | |
| IDD_PD | Power Down Current | REF = 0MHz (S2 = S1 = H) | | _ | 25 | μA |
| IDD | Supply Current | Unloaded Outputs at 66.66MH | z, SEL inputs at VDD or GND | _ | 35 | mA |

OPERATING CONDITIONS-INDUSTRIAL

| Symbol | Parameter | Min. | Max. | Unit |
|--------|---|------|------|------|
| Vdd | Supply Voltage | 3 | 3.6 | V |
| TA | Operating Temperature (Ambient Temperature) | -40 | +85 | °C |
| CL | Load Capacitance < 100MHz | _ | 30 | pF |
| | Load Capacitance 100MHz - 133MHz | _ | 10 | |
| CIN | Input Capacitance | _ | 7 | pF |

SWITCHING CHARACTERISTICS (2309-1) - INDUSTRIAL (1,2)

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|--------|--|---|------|------|------|------|
| tı | Output Frequency | 10pF Load | 10 | _ | 133 | MHz |
| | | 30pF Load | 10 | _ | 100 | |
| | Duty Cycle = t2 ÷ t1 | Measured at 1.4V, Fout = 66.66MHz | 40 | 50 | 60 | % |
| ts | Rise Time | Measured between 0.8V and 2V | _ | _ | 2.5 | ns |
| t4 | FallTime | Measured between 0.8V and 2V | _ | _ | 2.5 | ns |
| t5 | Output to Output Skew | All outputs equally loaded | - | _ | 250 | ps |
| t6A | Delay, REF Rising Edge to CLKOUT Rising Edge | Measured at VDD/2 | _ | 0 | ±350 | ps |
| t6B | Delay, REF Rising Edge to CLKOUT Rising Edge | Measured at VDD/2 in PLL bypass mode (IDT2309 only) | 1 | 5 | 8.7 | ns |
| t7 | Device-to-Device Skew | Measured at VDD/2 on the CLKOUT pins of devices | _ | 0 | 700 | ps |
| tı | Cycle-to-Cycle Jitter | Measured at 66.66MHz, loaded outputs | _ | _ | 200 | ps |
| tlock | PLL Lock Time | Stable power supply, valid clock presented on REF pin | _ | _ | 1 | ms |

NOTES:

- 1. REF Input has a threshold voltage of VDD/2.
- 2. All parameters specified with loaded outputs.

SWITCHING CHARACTERISTICS (2309-1H)-INDUSTRIAL (1,2)

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|--------|--|---|------|------|------|------|
| tı | Output Frequency | 10pF Load | 10 | _ | 133 | MHz |
| | | 30pF Load | 10 | _ | 100 | |
| | Duty Cycle = t2 ÷ t1 | Measured at 1.4V, Fout = 66.66MHz | 40 | 50 | 60 | % |
| | Duty Cycle = t2 ÷ t1 | Measured at 1.4V, Fout <50MHz | 45 | 50 | 55 | % |
| t3 | Rise Time | Measured between 0.8V and 2V | _ | _ | 1.5 | ns |
| t4 | Fall Time | Measured between 0.8V and 2V | _ | _ | 1.5 | ns |
| t5 | Output to Output Skew | All outputs equally loaded | _ | _ | 250 | ps |
| t6A | Delay, REF Rising Edge to CLKOUT Rising Edge | Measured at VDD/2 | _ | 0 | ±350 | ps |
| t6B | Delay, REF Rising Edge to CLKOUT Rising Edge | Measured at VDD/2 in PLL bypass mode (IDT2309 only) | 1 | 5 | 8.7 | ns |
| 77 | Device-to-Device Skew | Measured at VDD/2 on the CLKOUT pins of devices | _ | 0 | 700 | ps |
| t8 | Output Slew Rate | Measured between 0.8V and 2V using Test Circuit 2 | 1 | _ | _ | V/ns |
| tı | Cycle-to-Cycle Jitter | Measured at 66.66MHz, loaded outputs | _ | _ | 200 | ps |
| tlock | PLL Lock Time | Stable power supply, valid clock presented on REF pin | _ | | 1 | ms |


- 1. REF Input has a threshold voltage of VDD/2.
- 2. All parameters specified with loaded outputs.

ZERO DELAY AND SKEW CONTROL

All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative loading can affect and adjust the input/output delay. The Output Load Difference diagram illustrates the PLL's relative loading with respect to the other outputs that can adjust the Input-Output (I/O) Delay.


For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive load equal to that on the other outputs in order to obtain true zero I/O Delay. If I/O Delay adjustments are needed, use the Output Load Difference diagram to calculate loading differences between the CLKOUT pin and other outputs. For zero output-to-output skew, all outputs must be loaded equally.

REF TO CLKA/CLKB RELAY vs. OUTPUT LOAD DIFFERENCE BETWEEN CLKOUT PIN AND CLKA/CLKB PINS




OUTPUT LOAD DIFFERENCE BETWEEN CLKOUT PIN AND CLKA/CLKB PINS (pF)


SWITCHING WAVEFORMS




Duty Cycle Timing




All Outputs Rise/Fall Time



Output to Output Skew




Input to Output Propagation Delay




Device to Device Skew

TEST CIRCUITS




Test Circuit 1 (all Parameters Except t8)




Test Circuit 2 (t8, Output Slew Rate On -1H Devices)

TYPICAL DUTY CYCLE⁽¹⁾ AND IDD TRENDS⁽²⁾ FOR IDT2309-1




- 1. Duty Cycle is taken from typical chip measured at 1.4V.
- 2. IDD data is calculated from IDD = ICORE + nCVf, where ICORE is the unloaded current. (n = Number of outputs; C = Capacitance load per output (F); V = Supply Voltage (V); f = Frequency (Hz))

TYPICAL DUTY CYCLE⁽¹⁾ AND IDD TRENDS⁽²⁾ FOR IDT2309-1H



- 1. Duty Cycle is taken from typical chip measured at 1.4V.
- 2. IDD data is calculated from IDD = ICORE + nCVf, where ICORE is the unloaded current. (n = Number of outputs; C = Capacitance load per output (F); V = Supply Voltage (V); f = Frequency (Hz))

ORDERING INFORMATION



| Ordering Code | Package Type | Operating Range |
|----------------|--------------|-----------------|
| IDT2309-1DCG | 16-Pin SOIC | Commercial |
| IDT2309-1DCGI | 16-Pin SOIC | Industrial |
| | | |
| IDT2309-1HDCG | 16-Pin SOIC | Commercial |
| | | |
| IDT2309-1HDCGI | 16-Pin SOIC | Industrial |
| IDT2309-1HPG | 16-Pin TSSOP | Commercial |
| IDT2309-1HPGG | 16-Pin TSSOP | Commercial |
| IDT2309-1HPGI | 16-Pin TSSOP | Industrial |
| IDT2309-1HPGGI | 16-Pin TSSOP | Industrial |

