

2.5V ZERO DELAY CLOCK MULTIPLIER, SPREAD SPECTRUM COMPATIBLE

IDT23S08T ADVANCE INFORMATION

FEATURES:

- Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 133MHz operating frequency
- · Distributes one clock input to two banks of four outputs
- · Separate output enable for each output bank
- External feedback (FBK) pin is used to synchronize the outputs to the clock input
- Output Skew <200 ps
- Low jitter <200 ps cycle-to-cycle
- 1/2x, 1x, 2x, 4x output options (see table):
 - IDT23S08T-1 1x
 - IDT23S08T-2 1x, 2x
 - IDT23S08T-3 2x, 4x
 - IDT23S08T-4 2x
 - IDT23S08T-5 1/2x
- · No external RC network required
- Operates at 2.5V VDD
- Spread spectrum compatible
- · Available in SOIC package

DESCRIPTION:

The IDT23S08T is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.


The IDT23S08T has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the input clock directly drives the outputs for system testing purposes. In the absence of an input clock, the IDT23S08T enters power down. In this mode, the device will draw less than $12\mu A$, and the outputs are tri-stated.

The IDT23S08T is available in six unique configurations for both prescaling and multiplication of the Input REF Clock. (See available options table.)

The PLL is closed externally to provide more flexibility by allowing the user to control the delay between the input clock and the outputs.


The IDT23S08T is characterized for Commercial operation.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



SOIC TOP VIEW

PIN DESCRIPTION

	Pin Number	Functional Description
REF (1)	1	Input Reference Clock, 3.3V Tolerant Input
CLKA1 ⁽²⁾	2	Clock Output for Bank A
CLKA2 ⁽²⁾	3	Clock Output for Bank A
VDD	4	2.5V Supply
GND	5	Ground
CLKB1 ⁽²⁾	6	Clock Output for Bank B
CLKB2 ⁽²⁾	7	Clock Output for Bank B
S2 ⁽³⁾	8	Select Input, Bit 2
S1 ⁽³⁾	9	Select Input, Bit 1
CLKB3 ⁽²⁾	10	Clock Output for Bank B
CLKB4 ⁽²⁾	11	Clock Output for Bank B
GND	12	Ground
VDD	13	2.5V Supply
CLKA3 ⁽²⁾	14	Clock Output for Bank A
CLKA4 ⁽²⁾	15	Clock Output for Bank A
FBK	16	PLL Feedback Input

NOTES:

- 1. Weak pull down.
- 2. Weak pull down on all outputs.
- 3. Weak pull ups on these inputs.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Max.	Unit
VDD	Supply Voltage Range	-0.5 to +4.6	V
VI ⁽²⁾	Input Voltage Range (REF)	-0.5 to +5.5	V
Vı	Input Voltage Range	-0.5 to	V
	(except REF)	VDD+0.5	
IIK (VI < 0)	Input Clamp Current	- 50	mA
lo	Continuous Output Current	±50	mA
(Vo = 0 to VDD)			
VDD or GND	Continuous Current	±100	mA
TA = 55°C	Maximum Power Dissipation	0.7	W
(in still air) ⁽³⁾			
Tstg	Storage Temperature Range	-65 to +150	°C
Operating	Commercial Temperature	0 to +70	°C
Temperature	Range		

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. The maximum package power dissipation is calculated using a junction temperature of $150\,^{\circ}$ C and a board trace length of 750 mils.

APPLICATIONS:

- SDRAM
- Telecom
- Datacom
- · PC Motherboards/Workstations
- · Critical Path Delay Designs

FUNCTION TABLE(1) SELECT INPUT DECODING

S2	S 1	CLK A	CLK B	Output Source	PLL Shut Down
L	L	Tri-State	Tri-State	PLL	Υ
L	Н	Driven	Tri-State	PLL	N
Н	L	Driven	Driven	REF	Υ
Н	Н	Driven	Driven	PLL	N

NOTE:

- H = HIGH Voltage Level
 L = LOW Voltage Level
- AVAILABLE OPTIONS FOR IDT23S08T

Device	Feedback From	Bank A Frequency	Bank B Frequency
IDT23S08T-1	Bank A or Bank B	Reference	Reference
IDT23S08T-2 ⁽¹⁾	Bank A	Reference	Reference/2
IDT23S08T-2 ⁽¹⁾	Bank B	2 x Reference	Reference
IDT23S08T-3 ⁽¹⁾	Bank A	2 x Reference	Reference or Reference ⁽²⁾
IDT23S08T-3 ⁽¹⁾	Bank B	4 x Reference	2 x Reference
IDT23S08T-4 ⁽¹⁾	Bank A or Bank B	2 x Reference	2 x Reference
IDT23S08T-5 ⁽¹⁾	Bank A or Bank B	Reference/2	Reference/2

NOTES:

- 1. Contact factory for availability.
- 2. Output phase is indeterminant (0° or 180° from input clock).

SPREAD SPECTRUM COMPATIBLE

Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter off the Spread Spectrum feature of the reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.

ZERO DELAY AND SKEW CONTROL

To close the feedback loop of the IDT23S08T, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. Ensure the outputs are loaded equally, for zero output-output skew.

OPERATING CONDITIONS

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vdd	Supply Voltage		2.3	2.7	V
TA	Operating Temperature (Ambient Temperature)		0	70	°C
CL	Load Capacitance from 10MHz to 133MHz		_	15	pF
CIN	Input Capacitance ⁽¹⁾		_	7	pF

NOTE:

1. Applies to both REF and FBK.


DC ELECTRICAL CHARACTERISTICS


Symbol	Parameter	Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIL	Input LOW Voltage Level			_	_	0.7	V
ViH	Input HIGH Voltage Level			1.7	_	_	V
lıL	Input LOW Current	VIN = 0V		_	_	50	μA
Iн	Input HIGH Current	VIN = VDD		_	_	100	μA
Vol	Output LOW Voltage	IoL = 8mA		_	_	0.3	V
Vон	Output HIGH Voltage	Iон = -8mA		2	_	_	V
IDD_PD	Power Down Current	REF = 0MHz (S2 = S1 = H)		_	_	12	μA
			100MHz CLKA	_	_	45	
IDD	Supply Current	Unloaded Outputs	66MHz CLKA	_	_	32	mA
		Select Inputs at VDD or GND	33MHz CLKA	_	_	18	

SWITCHING CHARACTERISTICS


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	15pF Load	10	_	133.3	MHz
	Duty Cycle = t2 ÷ t1	Measured at VDD/2, FOUT = 66.66MHz, 15pF Load	40	50	60	%
t3	Rise Time	Measured between 0.7V and 1.7V, 15pF Load	_	_	2.5	ns
t4	Fall Time	Measured between 0.7V and 1.7V, 15pF Load	_	_	2.5	ns
t5	Output to Output Skew on same Bank	All outputs equally loaded	_	_	200	ps
	(-1, -2, -3, -4, -5)					
	Output Bank A to Output Bank B (-1, -4, -5)	All outputs equally loaded	_	_	200	ps
	Output Bank A to Output Bank B Skew (-2, -3)	All outputs equally loaded	_	_	400	ps
t6	Delay, REF Rising Edge to FBK Rising Edge	Measured at VDD/2	_	0	±350	ps
t7	Device to Device Skew	Measured at VDD/2 on the FBK pins of devices	_	0	700	ps
tı	Cycle to Cycle Jitter (-1, -4, -5)	Measured at 66.67 MHz, loaded outputs, 15pF Load	_	_	200	ps
		Measured at 133.3 MHz, loaded outputs, 15pF Load	_	_	200	
tJ	Cycle to Cycle Jitter (-2, -3)	Measured at 66.67 MHz, loaded outputs, 15pF Load	_	_	400	ps
tlock	PLL Lock Time	Stable Power Supply, valid clocks presented	_		1	ms
		on REF and FBK pins				

SWITCHING WAVEFORMS







All Outputs Rise/Fall Time




Output to Output Skew



Input to Output Propagation Delay




TEST CIRCUIT



Test Circuit for all Parameters

ORDERING INFORMATION





for Tech Support: clockhelp@idt.com

www.idt.com