

# FEMTOCLOCKS™ 680MHZ, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER

ICS8432021

## GENERAL DESCRIPTION



The ICS843202I is a 2 output LVPECL Synthesizer optimized to generate Gigabit Ethernet and SONET reference clock frequencies and is a member of the HiPerClocks™ family of high performance clock solutions from IDT. Using a 19.44MHz and 25MHz,

18pF parallel resonant crystal, 155.52MHz and 156.25MHz frequencies can be generated. The part also allows the use of a recovered clock at QB output. The ICS843202I uses IDT's FemtoClock™ low phase noise VCO technology and can achieve 1ps or lower typical RMS phase jitter. The ICS843202I is packaged in a 32-pin LQFP package.

#### **SELB**x Function Table


Control Inputs	Outputs
SEL[1:0] nQB, QB	
00	High, Low
01	REC_CLK
10	156.25MHz driven by XTAL_0
11	155.52MHz driven by XTAL_1

#### **F**EATURES

- Two 3.3V LVPECL outputs
- Selectable crystal oscillator interface or one differential recovered clock inputs
- Supports the following output frequencies: 155.52MHz and 156.25MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 155.52MHz, using a 19.44MHz crystal (12kHz - 1.3MHz): 0.86ps (typical)
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz -- 20MHz): 0.56ps (typical)
- Full 3.3V supply mode
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

# **BLOCK DIAGRAM**

# PIN ASSIGNMENT



1

TABLE 1. PIN DESCRIPTIONS

Number	Name	T	уре	Description
1	V <sub>CCO_A</sub>	Power		Output supply pin for Bank A output.
2, 5, 9, 12, 13, 14, 15, 26, 29, 32	nc	Unused		No connect.
3, 4	XTAL_IN1, XTAL_OUT1	Input		Parallel resonant crystal interface. XTAL_OUT1 is the output, XTAL_IN1 is the input.
6	REC_CLK	Input	Pulldown	Non-inverting differential recovered clock inputs.
7	nREC_CLK	Input	Pullup	Inverting differential recovered clock inputs.
8	V <sub>CCO_B</sub>	Power		Output supply pin for Bank B output.
10, 11	QB, nQB	Ouput		Differential output pair. LVPECL interface levels.
16, 22	V <sub>CCA</sub>	Power		Analog supply pins.
17, 21	SEL1, SEL0	Input	Pullup	Select pins. See SELx Function Table. LVCMOS/LVTTL interface levels.
18, 23	V <sub>cc</sub>	Power		Core supply pins.
19	OEB	Input	Pullup	Output enable pin. QB/nQB output is enabled. LVCMOS/LVTTL interface levels.
20, 25	$V_{EE}$	Power		Negative supply pins.
24	OEA	Input	Pullup	Output enable pin. QA/nQA output is enabled. LVCMOS/LVTTL interface levels.
27, 28	XTAL_OUT0, XTAL_IN0	Input		Parallel resonant crystal interface. XTAL_OUT0 is the output, XTAL_IN0 is the input.
30, 31	nQA, QA	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		рF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_L$  -0.5V to  $V_{CC}$  + 0.5V

Outputs, I<sub>o</sub>

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$   $\,$  80.8°C/W (0 mps)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{CC} = V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 10\%$ , Ta = -40°C to 85°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		2.97	3.3	3.63	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>cc</sub> - 0.22	3.3	V <sub>cc</sub>	V
V <sub>CCO_A</sub> , V <sub>CCO_B</sub>	Output Supply Voltage		2.97	3.3	3.63	V
I <sub>EE</sub>	Power Supply Current				138	mA
I <sub>CCA</sub>	Analog Supply Current				22	mA

Table 3B. LVCMOS / LVTTL DC Characteristics,  $V_{CC} = V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 10\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	OEA, OEB, SEL0, SEL1	$V_{CC} = V_{IN} = 3.63V$			5	μΑ
I <sub>IL</sub>	Input Low Current	OEA, OEB, SEL0, SEL1	V <sub>CC</sub> = 3.63V, V <sub>IN</sub> = 0V	-150			μΑ

Table 3C. Differential DC Characteristics,  $V_{CC} = V_{CCO~A} = V_{CCO~B} = 3.3V \pm 10\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	REC_CLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I <sub>IH</sub>		nREC_CLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	REC_CLK	$V_{CC} = 3.63V, V_{IN} = 0V$	-5			μΑ
1 <sub>IL</sub>		nREC_CLK	$V_{CC} = 3.63V, V_{IN} = 0V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1			V <sub>EE</sub> + 0.5		V <sub>cc</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as  $V_{\rm IH}$ .

Table 3D. LVPECL DC Characteristics,  $V_{CC} = V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 10\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco</sub> - 1.4		V <sub>cco</sub> - 0.9	٧
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cco</sub> - 2.0		V <sub>cco</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{\text{CCO\_A,\_B}}$  - 2V.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		19.44		25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW


NOTE: Characterized using an 18pF parallel resonant crystal.


Table 5. AC Characteristics,  $V_{CC} = V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 10\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency	QB/nQB	PLL Mode	140	155.52	170	MHz
<b>Т</b> оит		QA/nQA		140	156.25	170	MHz
4::+( <i>O</i> X)	(Ø) RMS Phase Jitter (Random); NOTE 1		155.52MHz, (12kHz - 1.3MHz)		0.86		ps
<i>t</i> jit(Ø)			156.25MHz, (1.875MHz - 20MHz)		0.56		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time		PLL Mode, 20% to 80%	300		550	ps
odc	Output Duty Cycle		PLL Mode	49		51	%

All parameters measured up to 170MHz unless otherwise specified.


NOTE 1: See Phase Noise plots.







5


# PARAMETER MEASUREMENT INFORMATION





#### 3.3V Core/3.3V OUTPUT LOAD ACTEST CIRCUIT





#### **OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD**

#### **OUTPUT RISE/FALL TIME**

RMS PHASE JITTER

# APPLICATION INFORMATION

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843202I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm CC}$ ,  $V_{\rm CCA}$ , and  $V_{\rm CCO_{-X}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm CCA}$ .




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS843202I has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CRYSTAL INPUT:**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### REC\_CLK/nREC\_CLK INPUT:

For applications not requiring the use of the differential input, both REC\_CLK and nREC\_CLK can be left floating. Though not required, but for additional protection, a  $1 \, k\Omega$  resistor can be tied from REC\_CLK to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

# POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843202I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843202I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 10\% = 3.63V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.63V \* 138mA = 500.9mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 2 \* 30mW = 60mW

Total Power (3.63V, with all outputs switching) = 500.9mW + 60mW = 560.9mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{in} * Pd_{total} + T_{in}$ 

Tj = Junction Temperature

 $\theta_{_{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>4</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\text{\tiny JA}}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 71.2°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

$$85^{\circ}\text{C} + 0.561\text{W} * 71.2^{\circ}\text{C/W} = 124.9^{\circ}\text{C}$$
. This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 6. Thermal Resistance $\theta_{i,a}$ for 32-Pin LQFP, Forced Convection

# θ<sub>JA</sub> by Velocity (Meter per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 80.8°C/W 71.2°C/W 67.6°C/W

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.




FIGURE 5. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cco}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.9V$$

$$(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low, 
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CCO\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}))/R_{\text{L}}] * (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd\_L = [(V_{\text{\tiny OL_MAX}} - (V_{\text{\tiny CCO\_MAX}} - 2V))/R_{\text{\tiny L}}] * (V_{\text{\tiny CCO\_MAX}} - V_{\text{\tiny OL_MAX}}) = [(2V - (V_{\text{\tiny CCO\_MAX}} - V_{\text{\tiny OL_MAX}}))/R_{\text{\tiny L}}] * (V_{\text{\tiny CCO\_MAX}} - V_{\text{\tiny OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

# RELIABILITY INFORMATION

# Table 7. $\theta_{_{\rm JA}} vs.$ Air Flow Table for 32 Lead LQFP


 $\boldsymbol{\theta}_{_{JA}}$  by Velocity (Meter per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 80.8°C/W 71.2°C/W 67.6°C/W

## **Transistor Count**

The transistor count for ICS843202I is: 3733



#### PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP

TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
OVMBOL		ВВА					
SYMBOL	MINIMUM	NOMINAL	MAXIMUM				
N		32					
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09	0.09 0.20					
D		9.00 BASIC					
D1		7.00 BASIC					
D2		5.60 Ref.					
E		9.00 BASIC					
E1		7.00 BASIC					
E2		5.60 Ref.					
е		0.80 BASIC					
L	0.45	0.60	0.75				
θ	0°		7°				
ccc			0.10				

Reference Document: JEDEC Publication 95, MS-026

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS843202AYI	ICS843202AYI	32 Lead LQFP	tray	-40°C to 85°C
ICS843202AYIT	ICS843202AYI	32 Lead LQFP	1000 tape & reel	-40°C to 85°C
ICS843202AYILF	ICS843202AIL	32 Lead "Lead-Free" LQFP	tray	-40°C to 85°C
ICS843202AYILFT	ICS843202AIL	32 Lead "Lead-Free" LQFP	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### **Europe**

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

