

High Frequency Switch Mode Li-Ion Battery Charger

ADP3806

FEATURES

Li-Ion battery charger Three battery voltage options Selectable 12.525 V/16.700 V Selectable 12.600 V/16.800 V Adjustable High end-of-charge voltage accuracy ±0.4% @ 25°C ±0.6% @ 5°C to 55°C ±0.7% @ 0°C to 85°C Programmable charge current with rail-to-rail sensing System current sense with reverse input protection Soft start charge current **Undervoltage lockout** Bootstrapped synchronous drive for external NMOS **Programmable oscillator frequency Oscillator SYNC pin** Low current flag **Trickle charge**

GENERAL DESCRIPTION


The ADP3806 is a complete Li-Ion battery-charging IC. The device combines high output voltage accuracy with constant current control to simplify the implementation of constant-current, constant-voltage (CCCV) chargers.

The ADP3806 is available in three options. The ADP3806-12.6 guarantees the final battery voltage selected is 12.6 V or 16.8 V \pm 0.6%. The ADP3806-12.5 guarantees 12.525 V/16.7 V \pm 0.6%, and the ADP3806 is adjustable using two external resistors to set the battery voltage.

The current sense amplifier has rail-to-rail inputs to operate accurately under low dropout and short-circuit conditions. The charge current is programmable with a dc voltage on ISET. A second differential amplifier senses the system current across an external sense resistor and outputs a linear voltage on the ISYS pin. The bootstrapped synchronous driver allows the use of two NMOS transistors for lower system cost.

APPLICATIONS

Portable computers Fast chargers



FUNCTIONAL BLOCK DIAGRAM

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change withhout notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features
Applications1
General Description
Functional Block Diagram1
Revision History
Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Theory of Operation10
Charge Current Control10
Final Battery Voltage Control11
Oscillator and PWM11
7 V Bootstrap Regulator12

Bootstrapped Synchronous Driver 12
2.5 V Precision Reference
6 V Regulator
LC
System Current Sense
Shutdown13
UVLO
Start-up Sequence
Loop Feed Forward 13
Application Information14
Design Procedure 14
Battery Voltage Settings14
Outline Dimensions
Ordering Guide16

REVISION HISTORY

Universal
6

Updated Outline Dimensions 14

2002—Revision 0: Initial Version

SPECIFICATIONS

@ 0°C $\leq T_{\rm A}$ 100°C, $V_{\rm CC}$ = 16 V, unless otherwise noted.

Table 1.

Parameter ¹	Symbol	Conditions	Min	Тур	Max	Unit
BATTERY SENSE INPUT						
ADP3806-12.6 V and 16.8 V	VBAT	$T_A = 25^{\circ}C$, $13 V \le V_{CC} \le 20 V$	-0.4		+0.4	%
ADP3806-12.525 V and 16.7 V	VBAT	$5^{\circ}C \leq T_{A} \leq 55^{\circ}C$	-0.6		+0.6	%
	VBAT	$0^{\circ}C \leq T_{A} \leq 85^{\circ}C$	-0.7		+0.7	%
Input Resistance	RBAT	Part in operation	250	350		kΩ
Input Current	I _{BAT(SD)}	Part in shutdown		0.2	1.0	μA
BATTERY SENSE INPUT	0,11(00)					1°
$V_{BAT} = 2.5 V$	VBAT	$T_A = 25^{\circ}C$, 13 V $\leq V_{CC} \leq 20$ V	-0.5		+0.5	%
	VBAT	$0^{\circ}C \leq T_A \leq 85^{\circ}C$	-0.7		+0.7	%
Input Current Operating	· DAI	BATSEL = open, part in operation	0.7	0.2	1.0	μA
Input Current Shutdown		BATSEL = 100 k Ω to GND, part in shutdown		0.2	1.0	μΑ
OSCILLATOR				0.2	1.0	μπ
Maximum Frequency ²	f _{ст}		1000			kHz
Frequency Variation ³	fct	CT = 180 pF	210	250	290	kHz
CT Charge Current	I _{CT}	C1 = 100 pi	125	150	175	μΑ
0% Duty Cycle Threshold	ICT	@ COMP pin	125	1.0	175	V
				2.5		v
Maximum Duty Cycle Threshold	SYNC _H	@ COMP pin	2.2	2.5		
SYNC Input High			2.2		0.0	V
SYNC Input Low	SYNC _L				0.8	V
SYNC Input Current	Isync			0.2	1.0	μA
GATE DRIVE						
On Resistance	Ron	$I_L = 10 \text{ mA}$		6	10	Ω
Rise, Fall Time	tr, t _f	$C_L = 1 \text{ nF}$, DRVL and DRVH		35		ns
Overlap Protection Delay	top	DRVL falling to DRVH rising,		50		ns
		DRVH falling to DRVL rising				
SW Bias Current		Part in shutdown, V _{sw} = 12.6 V		0.2	1.0	μΑ
BST Cap Refresh Threshold		V _{BST} – V _{SW}		3.7		V
CURRENT SENSE AMPLIFIER						
Input Common-Mode Range	V _{CS(CM)}	V _{CS+} and V _{CS-}	0.0		V _{cc} + 0.3	V
Input Differential Mode Range	V _{CS} (DM)	V _{cs} ⁴	0.0		160	mV
Input Offset Voltage⁵	V _{CS(VOS)}	$0 \ V \leq V_{CS(CM)} \leq V_{CC}$		1.0		mV
Gain⁵				25		V/V
Input Bias Current	V _{CS(IB)}	$0 V \le V_{CS(CM)} \le V_{CC}$, part in operation		50	100	μΑ
Input Offset Current	V _{CS(IOS)}	$0 \ V \leq V_{CS(CM)} \leq V_{CC}$		1.0	2.0	μΑ
Input Bias Current		Part in shutdown		0.2	1.0	μΑ
DRVL Shutdown Threshold	V _{CS(SD)}	Measured between V_{CS+} and V_{CS-}		48		mV
SYSTEM CURRENT SENSE ⁶						
Input Common-Mode Range	V _{SYS(CM)}	SYS+ and SYS-, $I_L = 0 \text{ mA}$, $V_{ISYS} = 3 \text{ V}$	4.0		$V_{CC} + 0.3$	V
Input Differential Range	V _{SYS(DM)}	$(V_{SYS+}) - (V_{SYS-})$	0		100	mV
Input Offset Voltage				0.5		mV
Input Bias Current, SYS+	I _{B(SYS+)}	$V_{SYS(DM)} = 0 V, V_{SYS(CM)} = 16 V$		200	300	μA
Input Bias Current, SYS–	I _{B(SYS-)}	$V_{SYS(DM)} = 0 V, V_{SYS(CM)} = 16 V$		70	125	μΑ
Voltage Gain		$10 \text{ V} \le \text{V}_{\text{SYS(CM)}} \le \text{V}_{\text{CC}} + 0.3 \text{ V}, \text{ I}_{\text{L}} = 100 \mu\text{A}$	48.5	50	51.5	V/V
Isys Output Range	VISYS	$I_L = 1 \text{ mA}^7, V_{SYS(CM)} > 6 \text{ V}$	0		5.0	V
Limit Output Threshold	V _{TH(LIMIT)}	$V_{\text{LIMIT}} \leq 0.2 \text{ V}, 50 \text{ k}\Omega \text{ pull up to 5 V}$	2.3	2.5	2.7	V

Parameter ¹	Symbol	Conditions	Min	Тур	Max	Unit
ISET INPUT	-					
Charge Current Programming Function	VISET/VCS	$0.0 \ V < V_{\text{ISET}} \leq 4.0 \ V$		25		V/V
Programming Function Accuracy		$V_{ISET} = 4.0 \text{ V}, 1 \text{ V} \le V_{CS(CM)} \le 16 \text{ V}$	-5	±1.0	+5	%
		$V_{ISET} = 0.50 \text{ V}, 1 \text{ V} \le V_{CS(CM)} \le 10 \text{ V}$	-30	±10	+30	%
		$5^{\circ}C \leq T_{A} \leq 55^{\circ}C$, $V_{ISET} = 206 \text{ mV}$,	-46.7		+33	%
		$V_{CS(CM)} = 5 V and 10 V$				
ISET Bias Current	IB	$0.0~V \leq V_{\text{ISET}} \leq 4.0~V$		0.2	1.0	μΑ
BATSEL INPUT						
$V_{BAT} = 12.6 V$			2.0			V
$V_{BAT} = 16.8 V$					0.8	V
BATSEL Input Current				0.2	5.0	μΑ
BOOST REGULATOR OUTPUT						
Output Voltage	VBSTREG	$C_L = 0.1 \ \mu F$	6.8	7.0	7.2	V
Output Current ⁸	IBSTREG		3.0	5.0		mA
ANALOG REGULATOR OUTPUT						
Output Voltage	V _{REG}	$C_L = 10 \text{ nF}$	5.8	6.0	6.2	V
Output Current ⁸	I _{REG}		3.0	5.0		mA
PRECISION REFERENCE OUTPUT						
Output Voltage	V _{REF}		2.47	2.5	2.53	V
Output Current ⁸	IREF		0.5	1.1		mA
SHUTDOWN (SD)						
On	SD _H		2.0			V
Off	SDL				0.8	V
SD Input Current				0.2	1.0	μΑ
POWER SUPPLY						
On Supply Current	Isyon	No external loads, UVLO \leq V _{CC} \leq 20 V		6.0	8.0	mA
Off Supply Current	ISYOFF	No external loads, $V_{CC} \le 20 V$		1.0	5.0	μΑ
UVLO Threshold Voltage	VUVLO	Turn on	5.65	6.0	6.25	V
UVLO Hysteresis		Turn off	0.1	0.3	0.5	V
LC OUTPUT						
Output Voltage Low		High current mode ⁹ , I _{SINK} = 100 μA		0.1	0.4	V
Output Voltage High		Low current mode ¹⁰		External		V
OUTPUT REVERSE LEAKAGE PROTECTION						
Leakage Current	IDISCH	$V_{CC} = floating$, $V_{BAT} = 12.6 V$		1	5	μA
OVERCURRENT COMPARATOR						
Overcurrent Threshold	V _{CS(OC)}			180		mV
Response Time	toc	V_{CS} > 180 mV to COMP < 1 V		2		μs
OVERVOLTAGE COMPARATOR						
Overvoltage Threshold	V _{BAT(OV)}			120		%
Response Time	tov	$V_{BAT} > 120\%$ to COMP < 1 V		2		μs

¹ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC) methods. ² Guaranteed by design, not tested in production. ³ If SYNC function is used, then f_{SYNC} must be greater than f_{CT} but less than 120% of f_{CT} .

 4 V_{CS} = (V_{CS+}) - (V_{CS-}).

SAccuracy guaranteed by ISET input, programming function accuracy specification.
 System current sense is active during shutdown.
 Load current is supplied through SYS+ pin.

⁸ Guaranteed output current from 0 to minimum specified value to maintain regulation.

 $^9\,V_{BAT}\,{<}\,93\%$ of final or $V_{CS}\,{>}\,25$ mV.

 10 V_{BAT} \geq 93% of final or V_{CS} \leq 25 mV.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Ratings
Input Voltage (V _{CC})	–0.3 V to +25 V
BAT, CS+, CS–	-0.3 V to V _{CC} + 0.3 V
SYS+, SYS–	–25 V to +25 V
BST	–0.3 V to +30 V
BST to SW	–0.3 V to +8 V
SW to PGND	–4 V to +25 V
DRVL to PGND	–0.3 V to +8 V
ISET, BATSEL, SD, SYNC, CT, LIMIT,	–0.3 V to +10 V
ISYS, LC	
COMP	–0.3 V to +3 V
GND to PGND	–0.3 V to +0.3 V
Operating Ambient Temperature Range	0°C to 100°C
θ _{JA}	115°C/W
Operating Junction Temperature Range	0°C to 125°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering 10 Sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS









Table 3. Pin Function Descriptions


Pin No.	Mnemonic	Function
1	VCC	Supply Voltage.
2	SYS-	Negative System Current Sense Input.
3	SYS+	Positive System Current Sense Input.
4	ISYS	System Current Sense Output.
5	LIMIT	System Current Sense Limit Output.
6	СТ	Oscillator Timing Capacitor.
7	SYNC	Oscillator Synchronization Pin.
8	REG	6.0 V Analog Regulator Output.
9	REF	2.5 V Precision Reference Output.
10	SD	Shutdown Control Input.
11	COMP	External Compensation Node.
12	LC	Low Current Output.
13	AGND	Analog Ground.
14	BAT	Battery Sense Input. 2.5 V for ADP3806. 12.525 V or 16.7 V for ADP3806-12.5. 12.6 V or 16.8 V for ADP3806-12.6.
15	BATSEL	Battery Voltage Sense Input. High = three cells, low = four cells.
16	ISET	Charge Current Program Input.
17	CS-	Negative Current Sense Input.
18	CS+	Positive Current Sense Input.
19	PGND	Power Ground.
20	DRVL	Low Drive Output. This switches between REG and PGND.
21	BSTREG	7.0 V Regulator Output for Boost.
22	BST	Floating Bootstrap Supply for DRVH.
23	DRVH	High Drive Output. This switches between SW and BST.
24	SW	Buck Switching Node Reference for DRVH.



TYPICAL PERFORMANCE CHARACTERISTICS










Figure 16. Conversion Efficiency vs. Battery Voltage




Figure 17. Conversion Efficiency vs. Battery Voltage at Given Temperatures

THEORY OF OPERATION

The ADP3806 combines a bootstrapped synchronous switching driver with programmable current control and accurate final battery voltage control in a constant-current, constant-voltage (CCCV) Li-Ion battery charger. High accuracy voltage control is needed to safely charge Li-Ion batteries, which are typically specified at $4.2 V \pm 1\%$ per cell. For a typical notebook computer battery pack, three or four cells are in series, giving a total voltage of 12.6 V or 16.8 V. The ADP3806 is available in three versions, a selectable 12.525 V or 16.7 V output, a selectable 12.6 V or 16.8 V output, and an adjustable output. The adjustable output can be programmed for a wide range of battery voltages using two external precision resistors.

Another requirement for safely charging Li-Ion batteries is accurate control of the charge current. The actual charge current depends on the number of cells in parallel within the battery pack. Typically, this is in the range of 2 A to 3 A. The ADP3806 provides flexibility in programming the charge current over a wide range. An external resistor is used to sense the charge current and this voltage is compared to a dc input voltage. This programmability allows the current to be changed during charging. For example, the charge current can be reduced for trickle charging.


The synchronous driver provides high efficiency when charging at high currents. Efficiency is important mainly to reduce the amount of heat generated in the charger but also to stay within the power limits of the ac adapter. With the addition of a bootstrapped high side driver, the ADP3806 drives two external power NMOS transistors for a simple, lower cost power stage.

The ADP3806 also provides an uncommitted current sense amplifier. This amplifier provides an analog output pin for monitoring the current through an external sense resistor. The amplifier can be used anywhere in the system that high side current sensing is needed.

CHARGE CURRENT CONTROL

AMP1 in Figure 18 has a differential input to amplify the voltage drop across an external sense resistor R_{CS} . The input common-mode range is from ground to V_{CC} , allowing current control in short-circuit and low dropout conditions. The gain of AMP1 is internally set to 25 V/V for low voltage drop across the sense resistor. During constant current (CC) mode, g_m1 forces the voltage at the output of AMP1 to be equal to the external voltage at the ISET pin. By choosing R_{CS} and V_{ISET} appropriately, a wide range of charge currents can be programmed.

$$I_{CHARGE} = \frac{V_{REF}}{25 \times R_{CS}} \tag{1}$$



Typical values of R_{CS} range from 25 m Ω to 50 m Ω , and the input range of ISET is from 0 V to 4 V. If, for example, a 3 A charger is required, R_{CS} could be set to 40 m Ω and V_{ISET} = 3 V. The power dissipation in R_{CS} should be kept below 500 mW. In this example, the power is a maximum of 360 mW. Once R_{CS} has been chosen, the charge current can be adjusted during operation with V_{ISET} . Lowering V_{ISET} to 125 mV gives a charge current of 125 mA for trickle charging. The R3, R4, and C13 component s provide high frequency filtering for the current sense signal.

FINAL BATTERY VOLTAGE CONTROL

As the battery approaches its final voltage, the ADP3806 switches from CC mode to constant voltage (CV) mode. The change is achieved by the common output node of g_m1 and g_m2 . Only one of the two outputs controls the voltage at the COMP pin. Both amplifiers can only pull down on COMP, such that when either amplifier has a positive differential input voltage, its output is not active. For example, when the battery voltage, V_{BAT} , is low, g_m2 does not control COMP. When the battery voltage reaches the desired final voltage, g_m2 takes control of the loop, and the charge current is reduced.

Amplifier $g_m 2$ compares the battery voltage to the internal reference voltage of 2.5 V. In the case of the ADP3806-12.5 and ADP3806-12.6, an internal resistor divider sets the selectable final battery voltage.

When BATSEL is high, the final battery voltage is set to three cells (12.6 V or 12.525 V). BATSEL can be tied to REG for this state. When BATSEL is tied to ground, V_{BAT} equals four cells (16.8 V or 16.7 V). BATSEL has a 2 μ A pull-up current as a fail-safe to select three cells when it is left open.

The reference and internal resistor divider are referenced to the AGND pin, which should be connected close to the negative terminal of the battery to minimize sensing errors.

In contrast, the ADP3806 requires external, precision resistors. The divider ratio should be set to divide the desired final voltage down to 2.5 V at the BAT pin

$$\frac{R11}{R12} = \frac{V_{BATTERY}}{2.5 V} - 1$$
 (2)

These resistors should have a parallel impedance of approximately 80 k Ω to minimize bias current errors. When the ADP3806 is in shutdown, an internal switch disconnects the BAT pin as shown in Figure 19. This disconnects the resistor (R11) from the battery and minimizes leakage. The resistance of the internal switch is less than 200 Ω .




Figure 19. Battery Sense Disconnect Circuit

OSCILLATOR AND PWM

The oscillator generates a triangle waveform between 1 V and 2.5 V. This is compared to the voltage at the COMP pin, setting the duty cycle of the driver stage. When V_{COMP} is below 1 V, the duty cycle is zero. Above 2.5 V, the duty cycle reaches its maximum.




Figure 20. Bootstrapped Synchronous Driver Rev. C | Page 11 of 16

The oscillator frequency is set by the external capacitor at the CT pin and the internal current source of 150 μ A according to the following formula:

$$f_{OSC} = \frac{150 \,\mu A}{2.2 \times Cr \times 1.5 \,V} \tag{3}$$

A 180 pF capacitor sets the frequency to 250 kHz. The frequency can also be synchronized to an external oscillator by applying a square wave input on SYNC. The SYNC function is designed to allow increases only in the oscillator frequency. The f_{SYNC} should be no more than 20% higher than f_{OSC} . The duty cycle of the SYNC input is not important and can be anywhere between 5% and 95%.

7 V BOOTSTRAP REGULATOR

The driver stage is powered by the internal 7 V bootstrap regulator available at the BSTREG pin. Because the switching currents are supplied by this regulator, decoupling must be added. A 0.1 μ F capacitor should be placed close to the ADP3806, with the ground side connected close to the power ground pin (PGND). This supply is not recommended for use externally due to high switching noise.

BOOTSTRAPPED SYNCHRONOUS DRIVER

The PWM comparator controls the state of the synchronous driver shown in Figure 20. A high output from the PWM comparator forces DRVH on and DRVL off. The drivers have an on resistance of approximately 6 Ω for fast rise and fall times when driving external MOSFETs. Furthermore, the bootstrapped drive allows an external NMOS transistor for the main switch instead of a PMOS. An external boost diode should be connected between BSTREG and BST, and a boost capacitor of 0.1 μ F must be added externally between BST and SW. The voltage between BST and SW is typically 6.5 V.

The DRVL pin switches between BSTREG and PGND. The 7 V output of BSTREG drives the external NMOS with high VGS to lower the on resistance. PGND should be connected close to the source pin of the external synchronous NMOS. When DRVL is high, this turns on the lower NMOS and pulls the SW node to ground. At this point, the boost capacitor is charged up through the boost diode. When the PWM switches high, DRVL is turned off and DRVH turns on. DRVH switches between BST and SW. When DRVH is on, the SW pin is pulled up to the input supply (typically 16 V), and BST rises above this voltage by approximately 6.5 V.

Overlap protection is included in the driver to ensure that both external MOSFETs are not on at the same time. When DRVH turns off the upper MOSFET, the SW node goes low due to the inductor current. The ADP3806 monitors the SW voltage, and DRVL goes high to turn on the lower MOSFET when SW goes below 1 V. When DRVL turns off, an internal timer adds a delay of 50 ns before turning on DRVH. When the charge current is low, the DRVLSD comparator signals the driver to turn off the low side MOSFET and DRVL is held low. As shown in Figure 20, the DRVLSD comparator looks at the output of AMP1. The DRVLSD threshold is set to 1.2 V, corresponding to 48 mV differential voltage between the CS pins.

The driver stage monitors the voltage across the BST capacitor with CMP3. When this voltage is less than 4 V, CMP3 forces a minimum offtime of 200 ns. This ensures that the BST capacitor is charged even during DRVLSD. However, because a minimum off time is only forced when needed, the maximum duty cycle is greater than 99%.

2.5 V PRECISION REFERENCE

The voltage at the BAT pin is compared to an internal precision, low temperature drift reference of 2.5 V. The reference is available externally at the REF pin. This pin should be bypassed with a 100 pF capacitor to the analog ground pin (AGND). The reference can be used as a precision voltage externally. However, the current draw should not be greater than 100 μ A, and noisy, switching type loads should not be connected.

6 V REGULATOR

The 6 V regulator supplies power to most of the analog circuitry on the ADP3806. This regulator should be bypassed to AGND with a 0.1 μ F capacitor. This reference has a 3 mA source capability to power external loads if needed.

LC

The ADP3806 provides a low current (LC) logic output to signal when the current sense voltage (V_{CS}) is below a fixed threshold and the battery voltage is greater than 95%. LC is an open-drain output that is pulled low when V_{CS} is above the threshold. When the low current threshold condition is reached, LC is pulled high by an external resistor to REF or another appropriate pull-up voltage. To determine when LC goes low, an internal comparator senses when the current falls below 12.5% of full scale (20 mV across the CS pins). The comparator has hysteresis to prevent oscillation around the trip point.

To prevent false triggering (such as during soft start), the comparator is only enabled when the battery voltage is within 5% of its final voltage. As the battery charges up, the comparator does not go low even if the current falls below 12.5% as long as the battery voltage is below 95% of full scale. Once the battery has risen above 95%, the comparator is enabled. This pin can be used to indicate the end of the charge process.

SYSTEM CURRENT SENSE

An uncommitted differential amplifier is provided for additional high side current sensing. This amplifier, AMP2, has a fixed gain of 50 V/V from the SYS+ and SYS– pins to the analog output at ISYS. ISYS has a 1 mA source capability to drive an external load. The common-mode range of the input pins is from 4 V to V_{CC} . This amplifier is the only part of the ADP3806 that remains active during shutdown. The power to this block is derived from the bias current on the SYS+ and SYS- pins.

A separate comparator at the LIMIT pin signals when the voltage on the ISYS pin exceeds 2.5 V typically. The internal comparator has an open-drain output that produces the function shown in the Figure 12 graph of V_{LIMIT} vs. V_{ISYS} . The LIMIT pin should be externally pulled up to 5 V, 2.5 V, or some other voltage as needed through a resistor. This graph was taken with a 50 k Ω pull-up resistor to 5 V and to 2.5 V. When ISYS is below 2.4 V, the LIMIT pin has high output impedance. The open-drain output is capable of sinking 700 μ A when the threshold is exceeded. This comparator is turned off during shutdown to conserve power.

SHUTDOWN

A high impedance CMOS logic input is provided to turn off the ADP3806. When the voltage on SD is less than 0.8 V, the ADP3806 is placed in low power shutdown. With the exception of the system current sense amplifier, AMP2, all other circuitry is turned off. The reference and regulators are pulled to ground during shutdown and all switching is stopped. During this state, the supply current is less than 5 A. In addition, the BAT, CS+, CS–, and SW pins go to high impedance to minimize current drain from the battery.

UVLO

Undervoltage lock-out, UVLO, is included in the ADP3806 to ensure proper startup. As V_{CC} rises above 1 V, the reference and regulators track V_{CC} until they reach their final voltages. However, the rest of the circuitry is held off by the UVLO comparator. The UVLO comparator monitors both regulators to ensure they are above 5 V before turning on the main charger circuitry. This occurs when V_{CC} reaches 6 V. Monitoring the regulator outputs ensures that the charger circuitry and driver stage have sufficient voltage to operate normally. The UVLO comparator includes 300 mV of hysteresis to prevent oscillations near the threshold.

START-UP SEQUENCE

During a startup from either $\overline{\text{SD}}$ going high or V_{CC} exceeding the UVLO threshold, the ADP3806 initiates a soft start sequence. The soft start timing is set by the compensation capacitor at the COMP pin and an internal 40 μ A source. Initially, both DRVH and DRVL are held low until COMP reaches 1 V. This delay time is set by

$$t_{\rm DELAY} = \frac{c_{\rm comp} \times 1 \,\rm V}{40 \,\mu\rm{A}} \tag{4}$$

where c_{comp} is the capacitor on the COMP pin. For a 0.22 µF COMP capacitor, t_{DELAY} is 5 ms. After this initial delay, the duty cycle is very low and then ramps up to its final value with the same ramp rate given for t_{DELAY} . For example, if V_{IN} is 16 V and the battery is 10 V when charging is started, the duty cycle is approximately 65%, corresponding to a VCOMP of ~2 V. The time for the duty cycle to ramp from 0% at $V_{COMP} = 1$ V to 65% at $V_{COMP} = 2$ V is approximately 5 ms. Because the charge current is equal to zero at first, DRVL does not turn on. However, if the BST capacitor is discharged, DRVL is forced on for a minimum on time of 200 ns each clock period until the BST capacitor is charged to greater than 4 V. Typically the BST capacitor is charged in five to ten clock cycles.

LOOP FEED FORWARD

As described above, the response time at COMP is slowed by the large compensation capacitor. To speed up the response, two comparators can quickly feed forward around the normal control loop and pull the COMP node down to limit any overshoot in either short-circuit or overvoltage conditions. The overvoltage comparator has a trip point set to 20% higher than the final battery voltage. The overcurrent comparator threshold is set to 180 mV across the CS pins, which is 15% above the maximum programmable threshold. When these comparators are tripped, a normal soft start sequence is initiated. The overvoltage comparator is valuable when the battery is removed during charging. In this case, the current in the inductor causes the output voltage to spike up, and the comparator limits the maximum voltage. Neither of these comparators affects the loop under normal charging conditions.

APPLICATION INFORMATION

DESIGN PROCEDURE

Refer to Figure 18, the typical application circuit, for the following description. The design follows that of a buck converter. With Li-Ion cells, it is important to have a regulator with accurate output voltage control.

BATTERY VOLTAGE SETTINGS

The ADP3806 has three options for voltage selection:

- 12.525 V/16.7 V as selectable fixed voltages
- 12.6 V/16.8 V as selectable fixed voltages
- Adjustable

When using the fixed versions, R11 should be a short or 0 Ω wire jumper and R12 should be an open circuit. When using the adjustable version, the following equation gives the ratio of the two resistors:

$$\frac{R11}{R12} = \left(\frac{V_{BAT}}{2.5}\right) - 1 \tag{5}$$

Often 0.1% resistors are required to maintain the overall accuracy budget in the design.

Inductor Selection

Usually the inductor is chosen based on the assumption that the inductor ripple current is $\pm 15\%$ of the maximum output dc current at maximum input voltage. As long as the inductor has a value close to this, the system should work fine. The final choice affects the trade-offs between cost, size, and efficiency. For example, if the inductance is lower, the size is smaller but ripple current is higher. This situation, if taken too far, leads to higher ac losses in the core and the windings. Conversely, a higher inductance results in lower ripple current and smaller output filter capacitors, but the transient response isslower. With these considerations, the required inductance can be found from

$$L1 = \frac{V_{\rm IN,MAX} - V_{\rm BAT}}{\Delta I} \times D_{\rm MIN} \times T_{\rm S}$$
(6)

where the maximum input voltage $V_{IN, MAX}$ is used with the minimum duty ratio D_{MIN} . The duty ratio is defined as the ratio of the output voltage to the input voltage, V_{BAT}/V_{IN} . The ripple current is found from

$$\Delta I = 0.3 \times I_{BAT,MAX} \tag{7}$$

Where the maximum peak-to-peak ripple is 30%, that is 0.3, and maximum battery current, $I_{BAT, MAX}$, is used.

For example, with $V_{IN, MAX} = 19$ V, $V_{BAT} = 12.6$ V, $I_{BAT, MAX} = 3A$, and $T_S = 4 \ \mu s$, the value of L1 is calculated as 18.9 μ H. Choosing the closest standard value gives L1 = 22 μ H.

Output Capacitor Selection

An output capacitor is needed in the charger circuit to absorb the switching frequency ripple current and smooth the output voltage. The rms value of the output ripple current is given by

$$Irms = \frac{V_{IN,MAX}}{f \times L1 \times \sqrt{12}} \times D \times (1 - D)$$
(8)

The maximum value occurs when the duty cycle is 0.5. Thus

$$I_{rms_MAX} = 0.072 \times \frac{V_{IN,MAX}}{f \times L1}$$
⁽⁹⁾

For an input voltage of 19 V and a 22 μ H inductance, the maximum rms current is 0.26 A. A typical 10 μ F or 22 μ F ceramic capacitor is a good choice to absorb this current.

Input Capacitor Ripple

As is the case with a normal buck converter, the pulse current at the input has a high rms component. Therefore, since the input capacitor has to absorb this current ripple, it must have an appropriate rms current rating. The maximum input rms current is given by

$$Irms = \frac{P_{BAT}}{\eta \times D \times V_{IN}} \times \frac{\sqrt{D \times (1 - D)}}{D}$$
(10)

where:

 η is the estimated converter efficiency (approximately 90%, 0.9). P_{BAT} is the maximum battery power consumed.

This is a worst-case calculation and, depending on total charge time, the calculated number could be relaxed. Consult the capacitor manufacturer for further technical information.

Decoupling the VCC Pin

It is a good idea to use an RC filter (R13 and C14) from the input voltage to the IC to filter out switching noise and to supply bypass to the chip. During layout, this capacitor should be placed as close to the IC as possible. Values between 0.1 μF and 2.2 μF are recommended.

Current-Sense Filtering

During normal circuit operation, the current-sense signals can have high frequency transients that need filtering to ensure proper operation. In the case of the CS+ and CS- inputs, the resistors (R3 and R4) are set to 249 Ω and the filter capacitor (C13) value is 22 nF. For the system current sense circuits, common-mode filtering from SYS+ and SYS- to ground is needed. 470 nF ceramic capacitors (C1, C2) with 2.2 Ω resistors (R1, R2) usually suffice. These time constants can be adjusted in the laboratory if required but represent a good starting point.

MOSFET Selection

One of the features of the ADP3806 is that it allows use of a high-side NMOS switch instead of a more costly PMOS device. The converter also uses synchronous rectification for optimal efficiency. In order to use a high-side NMOS, an internal bootstrap regulator automatically generates a 7 V supply across C9.

Maximum output current determines the $R_{DS(ON)}$ requirement for the two power MOSFETs. When the ADP3806 is operating in continuous mode, the simplifying assumption can be made that one of the two MOSFETs is always conducting the load current. The power dissipation for each MOSFET is given by:

Upper MOS

 $P_{DISS} = R_{DS(ON)} \times (I_{BAT} \times \sqrt{D})^2 + V_{IN} \times I_{BAT} \times \sqrt{D} \times T_{SW} \times f$ (11)


Lower MOS

 $P_{DISS} = R_{DS(ON)} \times (I_{BAT} \times \sqrt{D})^2 + V_{IN} \times (I_{BAT} \times \sqrt{I} - D)^2 \times T_{SW} \times f(12)$

where f is the switching frequency and T_{SW} is the switch transition time, usually 10 ns. The first term accounts for conduction losses and the second term estimates switching losses. Using these equations and the manufacturer's data sheets, the proper device can be selected.

A Schottky diode (D1) in parallel with Q2 conducts only during dead time between the two power MOSFETs. The purpose of the D1 is to prevent the body diode of the lower N-channel MOSFET from turning on, which could cost as much as 1% in efficiency. One option is to use a combined MOSFET with the Schottky diode in a single package; these integrated packages often work better in practice. Examples are the IRF7807D2 and the Si4832.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AD

Figure 21. 24-Lead Thin Shrink Small Outline Package [TSSOP] (RU-24) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADP3806JRU-REEL	0°C to 100°C	Adjustable	24-Lead TSSOP
ADP3806JRU-REEL7	0°C to 100°C	Adjustable	24-Lead TSSOP
ADP3806JRUZ-REEL ¹	0°C to 100°C	Adjustable	24-Lead TSSOP
ADP3806JRUZ-REEL71	0°C to 100°C	Adjustable	24-Lead TSSOP
ADP3806JRU-12.5-RL	0°C to 100°C	12.525 V/16.7 V	24-Lead TSSOP
ADP3806JRU-12.5-R7	0°C to 100°C	12.525 V/16.7 V	24-Lead TSSOP
ADP3806JRUZ-12.5RL ¹	0°C to 100°C	12.525 V/16.7 V	24-Lead TSSOP
ADP3806JRUZ-12.5-R71	0°C to 100°C	12.525 V/16.7 V	24-Lead TSSOP
ADP3806JRU-12.6-RL	0°C to 100°C	12.600 V/16.8 V	24-Lead TSSOP
ADP3806JRU-12.6-R7	0°C to 100°C	12.600 V/16.8 V	24-Lead TSSOP
ADP3806JRUZ-12.6-RL1	0°C to 100°C	12.600 V/16.8 V	24-Lead TSSOP
ADP3806JRUZ-12.6-R71	0°C to 100°C	12.600 V/16.8 V	24-Lead TSSOP

 1 Z = Pb-free.

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02611-0-11/06(C)



www.analog.com

Rev. C | Page 16 of 16