CS51021A, CS51022A, CS51023A, CS51024A

Enhanced Current Mode PWM Controller

The CS51021A/2A/3A/4A Fixed Frequency PWM Current Mode Controller family provides all necessary features required for AC−DC or DC−DC primary side control. Several features are included eliminating the additional components needed to implement them externally. In addition to low start−up current (75 μA) and high frequency operation capability, the CS51021A/2A/3A/4A family includes overvoltage and undervoltage monitoring, externally programmable dual threshold overcurrent protection, current sense leading edge blanking, current slope compensation, accurate duty cycle control and an externally available 5.0 V reference. The CS51021A and CS51023A feature bidirectional synchronization capability, while the CS51022A and CS51024A offer a sleep mode with 100 μA maximum IC current consumption. The CS51021A/2A/3A/4A family is available in a 16 lead narrow body SOIC package.

Device	Sleep/Synch	V_{CC} Start/Stop
CS51021A	Synch	8.25 V/7.7 V
CS51022A	Sleep	8.25 V/7.7 V
CS51023A	Synch	13 V/7.7 V
CS51024A	Sleep	13 V/7.7 V

Features

- 75 μA Max. Startup Current
- Fixed Frequency Current Mode Control
- 1.0 MHz Switching Frequency
- Undervoltage Protection Monitor
- Overvoltage Protection Monitor with Programmable Hysteresis
- Programmable Dual Threshold Overcurrent Protection with Delayed Restart
- Programmable Soft Start
- Accurate Maximum Duty Cycle Limit
- Programmable Slope Compensation
- Leading Edge Current Sense Blanking
- 1.0 A Sink/Source Gate Drive
- Bidirectional Synchronization (CS51021A/3A)
- 50 ns PWM Propagation Delay
- 100 μA Max Sleep Current (CS51022A/4A)
- Pb−Free Packages are Available

ON Semiconductor®

http://onsemi.com



SOIC−16
D SUFFIX
CASE 751B



TSSOP−16
CASE 948F

PIN CONNECTIONS AND MARKING DIAGRAMS





x = Specific Device Code
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G = Pb−Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the dimensions section on page 10 of this data sheet.



Figure 1. Typical Application Diagram, 36−72 V to 5.0 V, 5.0 A DC−DC Converter

MAXIMUM RATINGS*

Rating	Value	Unit
Power Supply Voltage, V_{CC}	−0.3, 20	V
Driver Supply Voltage, V_C	−0.3, 20	V
SYNC, SLEEP, R_TC_T, SOFT START, V_{FB}, SLOPE, I_{SENSE}, UV, OV, I_{SET} (Logic Pins)	0.25 to V_{REF}	V
Peak GATE Output Current	1.0	A
Steady State Output Current	±0.2	A
Operating Junction Temperature, T_J	150	°C
Storage Temperature Range, T_S	−65 to +150	°C
ESD (Human Body Model)	2.0	kV
Lead Temperature Soldering: Reflow: (SMD styles only) (Note 1)	230 peak	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

*The maximum package power dissipation must be observed.

1. 60 second maximum above 183°C.

ELECTRICAL CHARACTERISTICS (Unless otherwise stated, specifications apply for −40°C < T_A < 85°C, −40°C < T_J < 150°C, 3.0 V < V_C < 20 V, 8.2 V < V_{CC} < 20 V, R_T = 12 kΩ, C_T = 390 pF)

Characteristic	Test Conditions	Min	Typ	Max	Unit
Under Voltage Lockout					
START Threshold (CS51021A/2A)	−	7.95	8.25	8.8	V
START Threshold (CS51023A/4A)	−	12.4	13	13.4	V
STOP Threshold	−	7.4	7.7	8.2	V
Hysteresis (CS51021A/2A)	−	0.50	0.75	1.00	V
Hysteresis (CS51023A/4A)	−	4.0	5.0	6.0	V
I_{CC} @ Startup (CS51021A/2A)	V_{CC} < UV_{START} Threshold	−	40	75	μA
I_{CC} @ Startup (CS51023A/4A)	V_{CC} < UV_{START} Threshold	−	45	75	μA
I_{CC} Operating (CS51021A/3A)	−	−	7.0	9.0	mA
I_{CC} Operating (CS51022A/4A)	−	−	6.0	8.0	mA
I_{CC} Operating	Includes 1.0 nF Load	−	7.0	12	mA
Voltage Reference					
Initial Accuracy	T_A = 25°C, I_{REF} = 2.0 mA, V_{CC} = 14 V, Note 2	4.95	5.0	5.05	V
Total Accuracy	1.0 mA < I_{REF} < 10 mA	4.9	5.0	5.15	V
Line Regulation	8.2 V < V_{CC} < 18 V, I_{REF} = 2.0 mA	−	6.0	20	mV
Load Regulation	1.0 mA < I_{REF} < 10 mA	−	6.0	15	mV
NOISE Voltage	Note 2	−	50	−	μV
OP Life Shift	T = 1000 Hours, Note 2	−	4.0	20	mV
FAULT Voltage	Force V_{REF}	0.90 × V_{REF}	0.93 × V_{REF}	0.95 × V_{REF}	V
OK Voltage	Force V_{REF}	0.94 × V_{REF}	0.96 × V_{REF}	0.985 × V_{REF}	V
OK Hysteresis	Force V_{REF}	75	165	250	mV
Current Limit	Force V_{REF}	−20	−	−	mA
Error Amplifier					
Initial Accuracy	T_A = 25°C, I_{REF} = 2.0 mA, V_{CC} = 14 V, V_{FB} = COMP, Note 2	2.465	2.515	2.565	V
Reference Voltage	V_{FB} = COMP	2.440	2.515	2.590	V
V_{FB} Leakage Current	V_{FB} = 0 V	−	−0.2	−2.0	μA
Open Loop Gain	1.4 V < COMP < 4.0 V, Note 2	60	90	−	dB
Unity Gain Bandwidth	Note 2	1.5	2.5	−	MHz
COMP Sink Current	COMP = 1.5 V, V_{FB} = 2.7 V	2.0	6.0	−	mA
COMP Source Current	COMP = 1.5 V, V_{FB} = 2.3 V	−0.2	−0.5	−	mA
COMP High Voltage	V_{FB} = 2.3 V	4.35	4.8	5.0	V
COMP Low Voltage	V_{FB} = 2.7 V	0.4	0.8	1.2	V
PS Ripple Rejection	FREQ = 120 Hz, Note 2	60	85	−	dB
SS Clamp, V_{COMP}	V_{SS} = 2.5 V, V_{FB} = 0 V, I_{SET} = 2.0 V	2.4	2.5	2.6	V
$I_{LIM(SET)}$ Clamp	Note 2	0.95	1.0	1.15	V

2. Guaranteed by design, not 100% tested in production.

ELECTRICAL CHARACTERISTICS (continued) (Unless otherwise stated, specifications apply for −40°C < T_A < 85°C, −40°C < T_J < 150°C, 3.0 V < V_C < 20 V, 8.2 V < V_{CC} < 20 V, R_T = 12 kΩ, C_T = 390 pF)

Characteristic	Test Conditions	Min	Typ	Max	Unit
Oscillator					
Accuracy	R_T = 12 k, C_T = 390 pF	230	255	280	kHz
Voltage Stability	Delta Frequency 8.2 V < V_{CC} < 20 V	−	2.0	3.0	%
Temperature Stability	T_{MIN} < T_A < T_{MAX}, Note 3	−	8.0	−	%
Min Charge & Discharge Time	Note 3	0.333	−	−	μs
Duty Cycle Accuracy	R_T = 12 k, C_T = 390 pF	70	77	83	%
Peak Voltage	Note 3	−	3.0	−	V
Valley Voltage	Note 3	−	1.5	−	V
Valley Clamp Voltage	10 k Resistor to ground on R_TC_T	1.2	1.4	1.6	V
Discharge Current	−	0.8	1.0	1.2	mA
Discharge Current	TA = 25°C, Note 3	0.925	1.0	1.075	mA
Synchronization (CS51021A/3A)					
Input Threshold	−	1.0	1.5	2.7	V
Output Pulsewidth	−	160	260	400	ns
Output High Voltage	I_{SYNC} = 100 μA	3.5	4.3	4.8	V
Input Resistance	Note 3	35	70	140	kΩ
Drive Delay	SYNC to GATE RESET	80	120	150	ns
Output Drive Current	1.0 k Load	1.25	2.0	3.5	mA
SLEEP (CS51022A/4A)					
SLEEP Input Threshold	Active High	1.0	1.5	2.7	V
SLEEP Input Current	V_{SLEEP} = 4.0 V	11	25	46	μA
I_{CC} @ SLEEP	V_{CC} ≤ 15 V	−	50	100	μA
GATE Driver					
HIGH Voltage	Measure V_C − GATE, V_C = 10 V, 150 mA Load	−	1.5	2.2	V
LOW Voltage	Measure GATE − PGND, 150 mA SINK	−	1.2	1.5	V
HIGH Voltage Clamp	V_C = 20 V, 1.0 nF	11	13.5	16	V
LOW Voltage Clamp	Measured at 10 mA Output Current	−	0.6	0.8	V
Peak Current	V_C = 20 V, 1.0 nF, Note 3	−	1.0	−	A
UVL Leakage	V_C = 20 V measured at 0 V	−	−1.0	−50	μA
RISE Time	Load = 1.0 nF, 1.0 V < GATE < 9.0 V, V_C = 20 V, T_A = 25°C	−	60	100	ns
FALL Time	Load = 1.0 nF, 9.0 V > GATE > 1 .0 V, V_C = 20 V	−	15	40	ns
SLOPE Compensation					
Charge Current	SLOPE = 2.0 V	−63	−53	−43	μA
COMP Gain	Fraction of slope voltage added to I_{SENSE}, Note 3	0.095	0.100	0.105	V/V
Discharge Voltage	SYNC = 0 V	−	0.1	0.2	V

ELECTRICAL CHARACTERISTICS (continued) (Unless otherwise stated, specifications apply for −40°C < T_A < 85°C, −40°C < T_J < 150°C, 3.0 V < V_C < 20 V, 8.2 V < V_{CC} < 20 V, R_T = 12 kΩ, C_T = 390 pF)

Characteristic	Test Conditions	Min	Typ	Max	Unit
SLOPE Compensation					

3. Guaranteed by design, not 100% tested in production.

ELECTRICAL CHARACTERISTICS (continued) (Unless otherwise stated, specifications apply for −40°C < T_A < 85°C, −40°C < T_J < 150°C, 3.0 V < V_C < 20 V, 8.2 V < V_{CC} < 20 V, R_T = 12 kΩ, C_T = 390 pF)

Characteristic	Test Conditions	Min	Typ	Max	Unit
Current Sense					
OFFSET Voltage	Note 4	0.09	0.10	0.11	V
Blanking Time	−	−	55	160	ns
Blanking Disable Voltage	Adjust V_{FB}	1.8	2.0	2.2	V
Second Current Threshold Gain	−	1.21	1.33	1.45	V/V
I_{SENSE} Input Resistance	−	−	5.0	−	kΩ
Minimum On Time	GATE High to Low	30	70	110	ns
Gain	Note 4	0.78	0.80	0.82	V/V
OV & UV Voltage Monitors					
OV Monitor Threshold	−	2.4	2.5	2.6	V
OV Hysteresis Current	−	−10	−12.5	−15	μA
UV Monitor Threshold	−	1.38	1.45	1.52	V
UV Monitor Hysteresis	−	25	75	100	mV
SOFT START (SS)					
Charge Current	SS = 2.0 V	−70	−55	−40	μA
Discharge Current	SS = 2.0 V	250	1000	−	μA
Charge Voltage, V_{SS}	−	4.4	4.7	5.0	V
Discharge Voltage, V_{SS}	−	0.25	0.27	0.30	V

4. Guaranteed by design, not 100% tested in production.

PACKAGE PIN DESCRIPTION

PACKAGE PIN #	PIN SYMBOL	FUNCTION
16 Lead SO Narrow		
1	GATE	External power switch driver with 1.0 A peak capability.
2	I_{SENSE}	Current sense amplifier input.
3	SYNC (CS51021A/3A)	Bi−directional synchronization. Locks to the highest frequency.
3	SLEEP (CS51022A/4A)	Active high chip disable. In sleep mode, V_{REF} and GATE are turned off.
4	SLOPE	Additional slope to the current sense signal. Internal current source charges the external capacitor.
5	UV	Undervoltage protection monitor.
6	OV	Overvoltage protection monitor.
7	R_TC_T	Timing resistor R_T and capacitor C_T determine oscillator frequency and maximum duty cycle, $D_{MAX.}$
8	I_{SET}	Voltage at this pin sets pulse−by−pulse overcurrent threshold, and second threshold (1.33 times higher) with Soft Start retrigger (hiccup mode).
9	V_{FB}	Feedback voltage input. Connected to the error amplifier inverting input.
10	COMP	Error amplifier output. Frequency compensation network is usually connected between COMP and V_{FB} pins.
11	SS	Charging external capacitor restricts error amplifier output voltage during the start or fault conditions (hiccup).

PACKAGE PIN DESCRIPTION (continued)

PACKAGE PIN #	PIN SYMBOL	FUNCTION
16 Lead SO Narrow		
12	LGND	Logic ground.
13	V_{REF}	5.0 V reference voltage output.
14	V_{CC}	Logic supply voltage.
15	PGND	Output power stage ground connection.
16	V_C	Output power stage supply voltage.



Figure 2. Block Diagram

CIRCUIT DESCRIPTION



Figure 3. Typical Waveforms

THEORY OF OPERATION

Powering the IC

The IC has two supply and two ground pins. V_C and PGND pins provide high speed power drive for the external power switch. V_{CC} and LGND pins power the control portion of the IC. The internal logic monitors the supply voltage, V_{CC}. During abnormal operating conditions, the output is held low. The CS51021A/2A/3A/4A requires only 75 μA of startup current.

Voltage Feedback

The output voltage is monitored via the V_{FB} pin and is compared with the internal 2.5 V reference. The error amplifier output minus one diode drop is divided by 3 and connected to the negative input of the PWM comparator. The positive input of the PWM comparator is connected to the modified current sense signal. The oscillator turns the external power switch on at the beginning of each cycle. When current sense ramp voltage exceeds the reference side of PWM comparator, the output stage latches off. It is turned on again at the beginning of the next oscillator cycle.

Current Sense and Protection

The current is monitored at the I_{SENSE} pin. The CS51021A/2A/3A/4A has leading edge blanking circuitry that ignores the first 55 ns of each switching period. Blanking is disabled when V_{FB} is less than 2.0 V so that the minimum on−time of the controller does not have an additional 55 ns of delay time during fault conditions. For the remaining portion of the switching period, the current sense signal, combined with a fraction of the slope compensation voltage, is applied to the positive input of the PWM comparator where it is compared with the divided by three error amplifier output voltage. The pulse−by−pulse overcurrent protection threshold is set by the voltage at the I_{SET} pin. This voltage is passed through the I_{SET} Clamp and appears at the non−inverting input of the PWM comparator, limiting its dynamic range according to the following formula:

$$\text{Overcurrent Threshold} = 0.8 \times V_{I(SENSE)} + 0.1\ V + 0.1\ V_{SLOPE}$$

where

$V_{I(SENSE)}$ is voltage at the I_{SENSE} pin.

and

V_{SLOPE} is voltage at the SLOPE pin.

During extreme overcurrent or short circuit conditions, the slope of the current sense signal will become much steeper than during normal operation. Due to loop propagation delay, the sensed signal will overshoot the pulse−by−pulse threshold eventually reaching the second overcurrent protection threshold which is 1.33 times higher than the first threshold and is described by the following equation:

$$\text{2nd Threshold} = 1.33 \times V_{I(SET)}$$

Exceeding the second threshold will reset the Soft Start capacitor C_{SS} and reinitiate the Soft Start sequence, repeating for as long as the fault condition persists.

Soft Start

During power up, when the output filter capacitor is discharged and the output voltage is low, the voltage across the Soft Start capacitor (V_{SS}) controls the duty cycle. An internal current source of 55 μA charges C_{SS}. The maximum error amplifier output voltage is clamped by the SS Clamp. When the Soft Start capacitor voltage exceeds the error amplifier output voltage, the feedback loop takes over the duty cycle control. The Soft Start time can be estimated with the following formula:

$$t_{SS} = 9 \times 10^4 \times C_{SS}$$

The Soft Start voltage, V_{SS}, charges and discharges between 0.25 V and 4.7 V.

Slope Compensation

DC−DC converters with current mode control require a current sense signal with slope compensation to avoid instability at duty cycles greater than 50%. Slope capacitor C_S is charged by an internal 53 μA current source and is discharged during the oscillator discharge time. The slope compensation voltage is divided by 10 and is added to the current sense voltage, $V_{I(SENSE)}$. The signal applied to the input of the PWM comparator is a combination of these two voltages. The slope compensation, dV_{SLOPE}/dt, is calculated using the following formula:

$$\frac{dV_{SLOPE}}{dt} = 0.1 \times \frac{53\ \mu A}{C_S}$$

It should be noted that internal capacitance of the IC will cause an error when determining slope compensation capacitance C_S. This error is typically small for large values of C_S, but increases as C_S becomes small and comparable to the internal capacitance. The effect is apparent as a reduction in charging current due to the need to charge the internal capacitance in parallel with C_S.Figure 4 shows a typical curve indicating this decrease in available charging current.



Figure 4. The Slope Compensation Pin Charge Current Reduces When a Small Capacitor Is Used.

Undervoltage (UV) and Overvoltage (OV) Monitor

Two independent comparators monitor OV and UV conditions. A string of three resistors is connected in series between the monitored voltage (usually the input voltage) and ground (see Figure 5). When voltage at the OV pin exceeds 2.5 V, an overvoltage condition is detected and GATE shuts down. An internal 12.5 μA current source turns on and feeds current into the external resistor, R_3, creating a hysteresis determined by the value of this resistor (the higher the value, the greater the hysteresis). The hysteresis voltage of the OV monitor is determined by the following formula:

$$V_{OV(HYST)} = 12.5\ \mu A \times R_3$$

where R_3 is a resistor connected from the OV pin to ground.

When the monitored voltage is low and the UV pin is less than 1.45 V, GATE shuts down. The UV pin has fixed 75 mV hysteresis.

Both OV and UV conditions are latched until the Soft Start capacitor is discharged. This way, every time a fault condition is detected the controller goes through the power up sequence.



Figure 5. UV/OV Monitor Divider

To calculate the OV?UV resistor divider :

1. Solve for R_3, based on OV hysteresis requirements.

$$R_3 = \frac{V_{OV(HYST)} \times 2.5\ V}{V_{MAX} \times 12.5\ \mu A}$$

where $V_{OV(HYST)}$ is the desired amount of overvoltage hysteresis, and V_{MAX} is the input voltage at which the supply will shut down.

2. Find the total impedance of the divider.

$$R_{TOT} = R_1 + R_2 + R_3 = \frac{V_{MAX} \times R_3}{2.5}$$

3. Determine the value of R_2 from the UV threshold conditions.

$$R_2 = \frac{1.45 \times R_{TOT}}{V_{MIN}} - R_3$$

where V_{MIN} is the UV voltage at which the supply will shut down.

4. Calculate R_1.

$$R_1 = R_{TOT} - R_2 - R_3$$

5. The undervoltage hysteresis is given by :

$$V_{UV(HYST)} = \frac{V_{MIN} \times 0.075}{1.45}$$

V_{REF} Monitor

The 5.0 V reference voltage is internally monitored to ensure that it remains within specifications. The monitor, which outputs a fault, can be tripped by two methods:

- If the reference voltage drops below 4.75 V
- If V_{CC} falls below the STOP threshold

As indicated in the block diagram, any fault causes the output to stop switching and begins the discharge of the Soft Start capacitor C_{SS}.

Synchronization

A bi−directional synchronization is provided to synchronize several controllers. When SYNC pins are connected together, the converters will lock to the highest switching frequency. The fastest controller becomes the master, producing a 4.3 V, 200 ns pulse train. Only one, the highest frequency SYNC signal, will appear on the SYNC line.

Sleep

The sleep input is an active high input. The CS51022A/4A is placed in sleep mode when SLEEP is driven high. In sleep mode, the controller and MOSFET are turned off. Connect to GND for normal operation. The sleep mode operates at VCC ≤ 15 V.

Oscillator and Duty Cycle Limit

The switching frequency is set by R_T and C_T connected to the R_TC_T pin. C_T charges and discharges between 3.0 V and 1.5 V.

The maximum duty cycle is set by the ratio of the on time, t_{ON}, and the whole period, $\mathbf{T = t_{ON} + t_{OFF}}$. Because the timing capacitor's discharge current is trimmed, the maximum duty cycle is well defined. It is determined by the ratio between the timing resistor R_T and the timing capacitor C_T. Refer to figures 6 and 7 to select appropriate values for R_T and C_T.

$$f_{SW} = \frac{1}{T_{SW}};\ T_{SW} = t_{CH} + t_{DIS}$$



Figure 6. Frequency vs. R_T for Discrete Capacitor Values



Figure 7. Duty Cycle vs. R_T for Discrete Capacitor Values

ORDERING INFORMATION

Device	Package	Shipping†
CS51022ADB	TSSOP−16	48 Units / Rail
CS51022ADBR2		2500 Tape & Reel
CS51021AED16	SOIC−16	48 Units / Rail
CS51021AEDR16		2500 Tape & Reel
CS51021AEDR16G	SOIC−16 (Pb−Free)	
CS51022AED16	SOIC−16	48 Units / Rail
CS51022AEDR16		2500 Tape & Reel
CS51022AEDR16G	SOIC−16 (Pb−Free)	
CS51023AED16	SOIC−16	48 Units / Rail
CS51023AEDR16		2500 Tape & Reel
CS51023AEDR16G	SOIC−16 (Pb−Free)	
CS51024AED16	SOIC−16	48 Units / Rail
CS51024AEDR16		2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

SOIC−16
D SUFFIX
CASE 751B−05
ISSUE J



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

PACKAGE THERMAL DATA

Parameter		SOIC−16	Unit
$R_{\Theta JC}$	Typical	28	°C/W
$R_{\Theta JA}$	Typical	115	°C/W

TSSOP−16
CASE 948F−01
ISSUE A



SCALE 2:1



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	−−−	1.20	−−−	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0 °	8 °	0 °	8 °

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.