# 74AHC138; 74AHCT138

3-to-8 line decoder/demultiplexer; inverting

Rev. 4 — 2 April 2014

**Product data sheet** 

## 1. General description

The 74AHC138; 74AHCT138 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.

The 74AHC138; 74AHCT138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive outputs  $(\overline{Y}0 \text{ to } \overline{Y}7)$  that are LOW when selected.

There are three enable inputs: two active LOW ( $\overline{E}1$  and  $\overline{E}2$ ) and one active HIGH (E3). Every output will be HIGH unless  $\overline{E}1$  and  $\overline{E}2$  are LOW and E3 is HIGH.

This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 74AHC138; 74AHCT138 devices and one inverter. The 74AHC138; 74AHCT138 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

## 2. Features and benefits

- Balanced propagation delays
- All inputs have Schmitt-trigger action
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Inputs accepts voltages higher than V<sub>CC</sub>
- For 74AHC138 only: operates with CMOS input levels
- For 74AHCT138 only: operates with TTL input levels
- ESD protection:
  - ♦ HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C





## 3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74AHC138D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1
74AHCT138D			body width 3.9 mm	
74AHC138PW	−40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1
74AHCT138PW	_		body width 4.4 mm	
74AHC138BQ	−40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal-enhanced very	SOT763-1
74AHCT138BQ	-		thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm	

## 4. Functional diagram






74AHC\_AHCT138

## 5. Pinning information

### 5.1 Pinning



## 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A0	1	address input
A1	2	address input
A2	3	address input
E1	4	enable input (active LOW)
E <sub>2</sub>	5	enable input (active LOW)
E3	6	enable input (active HIGH)
GND	8	ground (0 V)
$\overline{Y}$ 0 to $\overline{Y}$ 7	15, 14, 13, 12, 11, 10, 9, 7	output
V <sub>CC</sub>	16	supply voltage

## 6. Functional description

Table 3. Function table [1]

Input						Outp	ut						
E1	<u>E</u> 2	E3	A0	<b>A</b> 1	A2	<u>Y</u> 0	<u>Y</u> 1	<u>Y</u> 2	<del>Y</del> 3	<u>Y</u> 4	<u>Y</u> 5	<del>Y</del> 6	<b>Y</b> 7
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
X	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
X	Х	L	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7.0	V
VI	input voltage			-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V	[1]	-20	-	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$		-	±25	mA
I <sub>CC</sub>	supply current			-	75	mA
I <sub>GND</sub>	ground current			-75	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$				
	SO16 package		[2]	-	500	mW
	TSSOP16 package		[3]	-	500	mW
	DHVQFN16 package		[4]	-	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>[2]</sup>  $P_{tot}$  derates linearly with 8 mW/K above 70 °C.

<sup>[3]</sup>  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

<sup>[4]</sup>  $P_{tot}$  derates linearly with 4.5 mW/K above 60 °C.

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74AH0	C138		74AH0	CT138		Unit
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	-	-	100	-	-	-	ns/V
	and fall rate	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

## 9. Static characteristics

### Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C 1	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC138									
V <sub>IH</sub>	HIGH-level	$V_{CC} = 2.0 \text{ V}$	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
$V_{IL}$	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = -50 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -50 \mu A; V_{CC} = 3.0 \text{ V}$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_O = -50 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.4	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.7	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_O = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
Iı	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V or 5.5 V	-	-	0.1	-	1.0	-	2.0	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μА
C <sub>I</sub>	input capacitance		-	3.0	10	-	10	-	10	pF

**Table 6. Static characteristics** ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHCT138									
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -8.0 \text{ mA}$	3.94	-	-	3.8	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V or 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other pins at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance		-	3.0	10	-	10	-	10	pF

# 10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; For test circuit see Figure 8.

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C 1	to +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHC138									
t <sub>pd</sub>	propagation	An to Yn; see Figure 6	1							
	delay	V <sub>CC</sub> = 3.0 V to 3.6 V								
		C <sub>L</sub> = 15 pF	-	6.0	11.4	1.0	13.0	1.0	14.5	ns
		C <sub>L</sub> = 50 pF	-	8.6	15.8	1.0	18.0	1.0	20.0	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	4.4	8.1	1.0	9.5	1.0	10.5	ns
		C <sub>L</sub> = 50 pF	-	6.3	10.1	1.0	11.5	1.0	13.0	ns
		E3 to $\overline{Y}$ n; see Figure 6	1							
		V <sub>CC</sub> = 3.0 V to 3.6 V								
		C <sub>L</sub> = 15 pF	-	5.8	12.8	1.0	15.0	1.0	16.0	ns
		C <sub>L</sub> = 50 pF	-	8.2	16.3	1.0	18.5	1.0	20.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	4.2	8.1	1.0	9.5	1.0	10.5	ns
		C <sub>L</sub> = 50 pF	-	6.0	10.1	1.0	11.5	1.0	13.0	ns
		E1, E2 to Yn; see Figure 7	1							
		V <sub>CC</sub> = 3.0 V to 3.6 V								
		C <sub>L</sub> = 15 pF	-	5.7	11.4	1.0	13.5	1.0	14.5	ns
		C <sub>L</sub> = 50 pF	-	8.2	14.9	1.0	17.0	1.0	19.0	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	4.2	8.1	1.0	9.5	1.0	10.5	ns
		C <sub>L</sub> = 50 pF	-	6.0	10.1	1.0	11.5	1.0	13.0	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	1 -	18.0	-	-	-	-	-	pF

**Dynamic characteristics** ...continued Table 7.

GND = 0 V; For test circuit see Figure 8.

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C 1	to +125 °C	Unit
			Mir	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHCT138		·							
t <sub>pd</sub>	propagation	An to Yn; see Figure 6	2]							
	delay	V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	4.4	10.4	1.0	12.0	1.0	13.0	ns
		C <sub>L</sub> = 50 pF	-	6.2	11.4	1.0	13.0	1.0	14.5	ns
		E3 to Yn; see Figure 6	2]							
		V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	4.3	9.1	1.0	10.5	1.0	11.5	ns
		C <sub>L</sub> = 50 pF	-	6.2	10.1	1.0	11.5	1.0	13.0	ns
		E1, E2 to Yn; see Figure 7	2]							
		V <sub>CC</sub> = 4.5 V to 5.5 V								
		C <sub>L</sub> = 15 pF	-	4.3	9.6	1.0	11.0	1.0	12.0	ns
		C <sub>L</sub> = 50 pF	-	6.2	10.6	1.0	12.0	1.0	13.5	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	-	23.0	-	-	-	-	-	pF

- [1] Typical values are measured at nominal supply voltage ( $V_{CC} = 3.3 \text{ V}$  and  $V_{CC} = 5.0 \text{ V}$ ).
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz,  $f_o$  = output frequency in MHz


C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## 11. Waveforms



V<sub>OL</sub> and V<sub>OH</sub> are typical voltage output levels that occur with the output load.

The inputs An, E3 to outputs Yn propagation delays Fig 6.

74AHC AHCT138

All information provided in this document is subject to legal disclaimers.






Table 8. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC138	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74AHCT138	1.5 V	0.5V <sub>CC</sub>





Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_L$  = Load resistance.

S1 = Test selection switch.

Fig 8. Load circuit for switching times


Table 9. Test data

Туре	Input		Load		S1 position			
	$V_{I}$	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub> R <sub>L</sub> t <sub>P</sub>		t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
74AHC138	$V_{CC}$	≤ 3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	
74AHCT138	3.0 V	≤ 3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	

## 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19	

0.15


Package outline SOT109-1 (SO16) Fig 9.

74AHC\_AHCT138

All information provided in this document is subject to legal disclaimers.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



		,					~,												
UN	IT r	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mı	n	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18	
						1	

Fig 10. Package outline SOT403-1 (TSSOP16)

74AHC\_AHCT138

All information provided in this document is subject to legal disclaimers.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 11. Package outline SOT763-1 (DHVQFN16)

74AHC\_AHCT138

All information provided in this document is subject to legal disclaimers.

## 13. Abbreviations

### Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
LSTTL	Low-power Schottky Transistor-Transistor Logic
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
CDM	Charged-Device Model
TTL	Transistor-Transistor Logic

# 14. Revision history

### Table 11. Revision history

Release date	Data sheet status	Change notice	Supersedes			
20140402	Product data sheet	-	74AHC_AHCT138 v.3			
Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in <u>Table 7 "Dynamic characteristics"</u>						
20071128	Product data sheet	-	74AHC_AHCT138 v.2			
19990927	Product specification	-	74AHC_AHCT138 v.1			
19900331	Product specification	-	-			
	20140402  • Description for t <sub>pd</sub> for 20071128 19990927	20140402 Product data sheet  ● Description for t <sub>pd</sub> for the 74AHCT138 correct 20071128 Product data sheet 19990927 Product specification	20140402 Product data sheet -  ■ Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> for the 74AHCT138 corrected (errata) in Table 7 "Description for t <sub>pd</sub> fo			

## 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition					
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.					
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.					
Product [short] data sheet	Production	This document contains the product specification.					

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74AHC\_AHCT138

All information provided in this document is subject to legal disclaimers.

# 74AHC138; 74AHCT138

### 3-to-8 line decoder/demultiplexer; inverting

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 17. Contents

1	General description 1
2	Features and benefits
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations14
14	Revision history 14
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks16
16	Contact information 16
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.