Freescale Semiconductor

Technical Data

Document Number: MC13853

Rev. 1.8, 8/2008



MC13853

MC13853

Tri-Band Low Noise Amplifiers with Bypass Switches

Package Information Plastic Package (QFN-16)

Ordering Information

Device	Device Marking or Operating Temperature Range	Package
MC13853	853	QFN-16

1 Introduction

The MC13853 is a SPI controlled, tri-band, high gain LNA with extremely low noise figure, designed for cellular band applications. Integrated bypass switches are included to preserve input intercept performance. The input and output match are external to allow maximum design flexibility. The MC13853 is fabricated using Freescale's advanced RF BiCMOS process using the SiGe:C option and is packaged in the QFN-16 leadless package.

1.1 Features

- RF input frequency: 800 MHz to 2.4 GHz
- Gain: 13.5 dB (typical) at 1960 MHz, 15 dB (typical) at 2140 MHz, and 13.5 dB (typical) at 880 MHz
- Input 3rd order intercept point (IIP3): -3 dBm (typical) at 880 MHz, -4.0 dBm (typical) at 1960 MHz, and -3.0 dBm (typical) at 2140 MHz
- Noise figure (NF): 1.5 dB (typical) at 880 MHz,
 1.5 dB (typical) at 1960 MHz, and 1.6 dB (typical) at 2140 MHz

Contents

1	Introduction	. 1	١
2	Electrical Specifications	. 3	3
3	Application Information	. (9
4	Packaging	23	3
5	Product Documentation	2!	5

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2006 - 2008. All rights reserved.



Introduction

- Current Settings are SPI controllable
- Freescale's IP3 boost circuitry
- Bypass mode included for improved intercept point performance
- Total supply current:
 - LB 9.7 mA in current setting 6
 - HB1 9.2 mA in current setting 6
 - HB2 6.5 mA in current setting 2
 - 10 μA (typical) in bypass mode
- Bias stabilized for device and temperature variations
- QFN-16 leadless package with low parasitics
- SiGe technology ensures lowest possible noise figure
- SPI controlled
- At POR, all bands default to bypass mode. In deep sleep mode, all bands are set to disable mode.




Figure 1. Simplified Block Diagram

2 Electrical Specifications

Table 1. Maximum Ratings

Ratings	Symbol	Value	Unit
Supply Voltage	V _{CC}	3.3	V
Storage Temperature Range	T _{stg}	-65 to 150	°C
Operating Ambient Temperature Range	T _A	-30 to 85	°C
RF Input Power	P _{rf}	10	dBm
Power Dissipation	P _{dis}	100	mW
Thermal Resistance, Junction to Case	$R_{ heta JC}$	24	C/W
Thermal Resistance, Junction to Ambient, 4 Layer Board	$R_{ heta JA}$	90	C/W
ESD Rating HBM RF Pins		100	V
ESD Rating HBM non-RF Pins		550	V

NOTES: 1. Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the limits in the Recommended Operating

Conditions and Electrical Characteristics tables.

Table 2. Recommended Operating Conditions

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
RF Frequency Range	f _{RF}	800		2400	MHz
Supply Voltage	V _{CC} VDDauxSPI	2.6 1.5	2.775 1.8	3 2.1	V
Logic Voltage Input High Voltage Input Low Voltage		1.25 0	1 1	V _{CC} 0.8	V

NOTES: 1. Supply voltage Vcc must be on before VDDauxSPI.

Table 3. Electrical Characteristics in Frequency Specific Tuned Circuits

 $(V_{CC} = 2.775 \text{ V}, 25^{\circ}\text{C})$

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
880 MHz (Refer to Figure 4)	1	I			
Frequency	f	869	880	894	MHz
Active Gain Band V Band VI	G	12.5 12.5	13.5 13.5	14.5 14.5	dB
Active Noise Figure	NF	_	1.4	1.5	dB
Active Input Third Order Intercept Point	IIP3	-3	-2.5	_	dBm
Active Input 1 dB Compression Point	P _{1dB}	-9.5	-9	-	dBm
Active Current @ 2.75 V in current setting 6	I _{CC}	_	8.6	10.2	mA

MC13853 Technical Data, Rev. 1.8

Electrical Specifications

Table 3. Electrical Characteristics in Frequency Specific Tuned Circuits (continued) (V_{CC} = 2.775 V, 25°C)

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
Bypass Gain	G	-10	-9.5	_	dB
Bypass Input Third Order Intercept Point	IIP3	16	22	_	dBm
Bypass Current		_	10	20	μA
950 MHz (Refer to Figure 5)	l	L		l l	
Frequency	f	925	950	960	MHz
Active Gain	G	11.0	12.0	13.0	dB
Active Noise Figure	NF	-	1.45	1.5	dB
Active Input Third Order Intercept Point	IIP3	-3	-2.5	_	dBm
Active Input 1 dB Compression Point	P _{1dB}	-9	-8.5	_	dBm
Active Current @ 2.75 V in current setting 6	I _{CC}	-	8.6	10.2	mA
Bypass Gain	G	-10	-9.5	_	dB
Bypass Input Third Order Intercept Point	IIP3	16	22	_	dBm
Bypass Current		-	10	20	μΑ
1850 MHz (Refer to Figure 6)	l	L		l l	
Frequency	f	1805	1850	1880	MHz
Active Gain	G	12.5	13.5	14.5	dB
Active Noise Figure	NF	-	1.55	1.6	dB
Active Input Third Order Intercept Point	IIP3	-3	-2.5	_	dBm
Active Input 1 dB Compression Point	P _{1dB}	-12.5	-11.7	_	dBm
Active Current @ 2.75 V in current setting 6	I _{CC}	_	7.8	9.7	mA
Bypass Gain	G	-9.5	-9	_	dB
Bypass Input Third Order Intercept Point	IIP3	16	22	_	dBm
Bypass Current		_	10	20	μΑ
1960 MHz (Refer to Figure 7)	1				
Frequency	f	1930	1960	1990	MHz
Active Gain	G	12.5	13.5	14.5	dB
Active Noise Figure	NF	-	1.55	1.6	dB
Active Input Third Order Intercept Point	IIP3	-3	-2.5	_	dBm
Active Input 1 dB Compression Point	P _{1dB}	-12.5	-12	_	dBm
Active Current @ 2.75 V in current setting 6	I _{CC}	-	7.8	9.7	mA
Bypass Gain	G	-9.5	-9	_	dB
Bypass Input Third Order Intercept Point	IIP3	20	22	_	dBm
Bypass Current		_	10	20	μA
		1			

Table 3. Electrical Characteristics in Frequency Specific Tuned Circuits (continued) (V_{CC} = 2.775 V, 25°C)

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
2140 MHz (Refer to Figure 8)	<u> </u>	I			
Frequency	f	2110	2140	2170	MHz
Active Gain	G	14	15	16	dB
Active Noise Figure	NF	-	1.55	1.6	dB
Active Input Third Order Intercept Point	IIP3	-3	-2.5	_	dBm
Active Input 1 dB Compression Point	P _{1dB}	-12	-11	_	dBm
Active Current @ 2.75 V in current setting 2	I _{CC}	-	6.0	7.0	mA
Bypass Gain	G	-6.5	-6	_	dB
Bypass Input Third Order Intercept Point	IIP3	20	22	_	dBm
Bypass Current		-	10	20	μA

Table 4. Electrical Characteristics Over Temperature (-30°C to 85°C)

Characteristic	Symbol	Minimum	Maximum	Unit
High Gain Mode Current	lcc			mA
LNA1 HB2		_	8.3	
LNA2 HB1		_	11.5	
LNA3 LB		_	10.2	
Bypass Mode Current	lcc		30	μΑ
Active Gain Variation Across Temperature	G			dB
85°C relative to 25°C		-1.0	+0.5	
-30°C relative to 25°C		-0.5	+1.0	
	G			dB
85°C relative to 25°C		-1.0	+0.5	
-30°C relative to 25°C		-0.5	+1.0	
Noise Figure relative to 25°C	NF		+0.4	dB
Active Input Third Order Intercept relative to 25°C	IIP3	-2.0	_	dBm

Table 5. Truth Table for SPI Operation

Mode	Gain Bit	Enable Bit
Active	1	1
Bypass Gain	0	0
Disable	1	0
Not Used	0	1

Note: At power on reset (POR), the mode is set to bypass gain on all LNAs.

Table 6. SPI Programmable Current Draw (25°C)

	SPI bit Typical Current (mA)					Current				
Current 2	Current 1	Current 0	LNA 1 HB2	LNA 2 HB1	LNA3 LB	Setting				
0	0	0	7.4	8.0	8.6	0				
0	0	1	4.4	4.5	5.0	1				
0	1	0	5.3	5.6	6.2	2				
0	1	1	9.1	9.8	10.8	3				
1	0	0	1.8	2.2	2.0	4				
1	0	1	6.2	6.5	7.2	5				
1	1	0	7.1	7.7	8.3	6				
1	1	1	9.8	11.0	11.9	7				
	Default current setting shown in gray for each band									

Table 7. Maximum Current

	25°C	-30°C to 85°C	Unit
Deep Sleep Mode - Vcc on and VDDauxSPI off	1	5	μΑ
VDDauxSPI during a read operation	400	400	μA




Figure 2. SPI Bit Word

Table 8. SPI Used for Dual-, Tri-, and Quad-Band Configurations

								SI	PI Inpu	ts			
					LNA	A Sele	ctor	Enable	Gain	Out	outs		
		PATH #	Bit 22	Bit 21	PA2	PA1	PA0	D2	D1	GPO1	GPO2	Mode	
Dual- or	Tri-band	1	0	1	0	0	0	1	1	No Connect	No Connect	LNA1 Active	LNAs 1,
Tri-band Config	LNA #1	1	0	1	0	0	0	0	0	No Connect	No Connect	LNA1 Bypass	2, and 3 or LNAs
		1	0	1	0	0	0	0	1	No Connect	No Connect	LNA1 Off	1 and 2
		2	0	1	0	0	1	1	1	No Connect	No Connect	LNA2 Active	
		2	0	1	0	0	1	0	0	No Connect	No Connect	LNA2 Bypass	
		2	0	1	0	0	1	0	1	No Connect	No Connect	LNA2 Off	
		3	0	1	0	1	0	1	1	No Connect	No Connect	LNA3 Active	
		3	0	1	0	1	0	0	0	No Connect	No Connect	LNA3 Bypass	
		3	0	1	0	1	0	0	1	No Connect	No Connect	LNA 3 Off	
Note: Th	nis is an SF	PI-control	led, t	ri-ba	nd MC	13853	B LNA.						
Quad-	Tri-band	1	0	1	0	0	0	1	1	To Ext LNA	To Ext LNA	LNA1 Active	LNAs 1,
band Config	LNA #1	1	0	1	0	0	0	0	0	To Ext LNA	To Ext LNA	LNA1 Bypass	2, 3, and 4
		1	0	1	0	0	0	0	1	To Ext LNA	To Ext LNA	LNA1 Off	
		2	0	1	0	0	1	1	1	To Ext LNA	To Ext LNA	LNA2 Active	
		2	0	1	0	0	1	0	0	To Ext LNA	To Ext LNA	LNA2 Bypass	
		2	0	1	0	0	1	0	1	To Ext LNA	To Ext LNA	LNA2 Off	
		3	0	1	0	1	0	1	1	To Ext LNA	To Ext LNA	LNA3 Active	
		3	0	1	0	1	0	0	0	To Ext LNA	To Ext LNA	LNA3 Bypass	
		3	0	1	0	1	0	0	1	To Ext LNA	To Ext LNA	LNA3 Off	
	Single	4	0	1	1	0	0	1	1	NA	NA	LNA4 Active	
	LNA	4	0	1	1	0	0	1	0	NA	NA	LNA4 Bypass	
		4	0	1	1	0	0	0	0	NA	NA	LNA4 Off	

Note: This is one SPI-controlled, tri-band MC13853 LNA and one external LNA (not a MC13853) controlled by GPO from the MC13853 LNA.

The different banding LNA combinations are:

- Dual band (using one MC13853)
- Tri-band (using one MC13853)
- Quad-band (using one MC13853 and one single-band GPO-controlled external LNA (not a MC13853))

The MC13853 SiGe:C LNA is designed for applications in the 800 MHz to 2.1 GHz range. It has three different modes: High Gain, Low Gain (Bypass) and Disabled. The IC mode is programmable through the Gain and Enable bits. The current setting is also SPI programmable. The logic truth table is given in Table 5.

In these application examples a balance is made between the competing RF performance characteristics of I_{CC} , NF, gain, IP3 and return losses with unconditional stability. Conjugate matching is not used for the input or output. Instead, matching which achieves a trade-off in RF performance qualities is utilized. For a particular application or spec requirement, the matching can be changed to achieve enhanced performance of one parameter at the expense of other parameters.

Application information for 880, 950, 1800, 1960, and 2140 MHz are shown. Measurements are made at a bias of V_{CC} = 2.775 V. Freq. spacing for IP3 measurements is 800 kHz for 2G and 10 MHz for 3GPP. The board loss corrections for these boards are: Input 0.16 dB, Output 0.2 dB. NF results incorporate these corrections in order to better reflect the actual performance of the device.

Two MC13853 devices can also be used with common SPI control lines for a quad-band application, as shown in Figure 3. In this application, LB and HB1 are used on LNA1 and HB2 is used on LNA2. In active mode, both LNAs are active, but only one is connected in the circuit. Depending on which band is selected in the connected LNA, the corresponding un-connected LNA which would also become active when the SPI command is sent to the connected LNA will draw <1 mA for LB, <1.2 mA for HB1 and <1mA for HB2 in active mode over temperature.




Figure 3. Application Circuit with Two MC13853s Controlled by Common SPI Lines

MC13853 Technical Data, Rev. 1.8

3.1 880 MHz Application

This application circuit was designed to provide NF 1.5 dB, typical S21 gain of 13.5 dB, IIP3 of -3 dBm. Typical performance that can be expected from this circuit at $2.775~V~V_{CC}$ is listed in Table 9. The component values can be changed to enhance the performance of a particular parameter, but usually at the expense of another.




Figure 4. 880 MHz LNA Application Schematic

Table 9. Typical 880 MHz LNA Demo Board Performance (25°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency	f	869	880	894	MHz
Power Gain High Gain Band V High Gain Band VI Bypass	G	12.5 12.5 -10	13.5 13.5 -9.5	14.5 14.5 –	dB
Input Third Order Intercept Point High Gain Bypass	IIP3	-3 16	-2.5 22	_ _	dBm
In Ref P1dB High Gain Bypass	P _{1dBin}	-9.5 0	-9 3.5	_ _	dBm
Noise Figure High Gain Bypass	NF	- -	1.45 3	1.5 6	dB

Table 9. Typical 880 MHz LNA Demo Board Performance (continued)(25°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Current Drain in current setting 6 High Gain Bypass	I _{CC}	- -	8.5 10	10.2 20	mΑ μΑ
Input Return Loss High Gain Bypass	S11	-10 -3	-11 -3.5	_ _	dB
Gain High Gain Bypass	S21	12.5 -10	13.5 -9.5	14.5 -	dB
Reverse Isolation High Gain Bypass	S12	-20 -	-22 -4	_ _	dB
Output Return Loss High Gain Bypass	S22	-10 -3	-11 -3.5	_ _	dB
P _{IN} IM2 F _{INT} = RX/2 at -40 dBm	IM2	-56	-58	_	dBm
P_{IN} IM2 $F_{INT1} = TX$ at -27 dBm $F_{INT2} = TX + RX$ at -49 dBm		-62 -	-63 -	_ _	dBm
P_{IN} IM2 $F_{INT1} = TX$ at -27 dBm $F_{INT2} = RX$ -TX at -54 dBm		-55 -	-54 -	_ _	dBm
Switching Time from 20% top 90% of VIH	TRISE TFALL	_ _	- -	5 5	μs

3.2 950 MHz Application

This application circuit was designed to provide NF < 1.5 dB, S21 gain of 12 dB, IIP3 of -3 dBm. Typical performance that can be expected from this circuit at 2.775 V V_{CC} is listed in Table 10. The component values can be changed to enhance the performance of a particular parameter, but usually at the expense of another.




Figure 5. 950 MHz LNA Application Schematic

Table 10. Typical 950 MHz LNA Demo Board Performance (25°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency	f	925	950	960	MHz
Power Gain High Gain Bypass	G	11 -10	12 -9.5	13 -	dB
Input Third Order Intercept Point High Gain Bypass	IIP3	-3 16	-2.5 22	- -	dBm
In Ref P1dB High Gain Bypass	P _{1dBin}	-9 0	-8.5 3.5	- -	dBm
Noise Figure High Gain Bypass	NF	_ _	1.45 3	1.5 6	dB

Table 10. Typical 950 MHz LNA Demo Board Performance (25°C) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Current Drain in current setting6 High Gain Bypass	lcc	- -	8.5 10	10.2 20	mΑ μΑ
Input Return Loss High Gain Bypass	S11	-10 -3	-11 -3.5	_ _	dB
Gain High Gain Bypass	S21	11 -10	12 -9.5	13 -	dB
Reverse Isolation High Gain Bypass	S12	-20 -	-22 -4	_ _	dB
Output Return Loss High Gain Bypass	S22	-10 -3	-11 -3.5	- -	dB
P _{IN} IM2 F _{INT} = RX/2 at -40 dBm	IM2	-56	-57	_	dBm
P _{IN} IM2 F _{INT1} = TX at -27 dBm F _{INT2} = TX +RX at -49 dBm		-62 -	-63 -	- -	dBm
P _{IN} IM2 F _{INT1} = TX at -27 dBm F _{INT2} = RX -TX at -54 dBm		-55 -	-56 -	- -	dBm
Switching Time From 20% top 90% of VIH From 20% top 90% of VIL	TRISE TFALL	- -	- -	5 5	μs

3.3 1850 MHz Application

This application circuit is designed to demonstrate performance at 1850 MHz. Typical performance that can be expected from this circuit at $2.775~V~V_{CC}$ is listed in Table 11. The match consists of a highpass match on the output and a simple inductor-capacitor network on the LNA input.




Figure 6. 1850 MHz LNA Application Schematic

Table 11. Typical 1850 MHz LNA Demo Board Performance (25°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency	f	1805	1850	1880	MHz
Power Gain High Gain Bypass	G	12.5 -9.5	13.5 -9	14.5 -	dB
Input Third Order Intercept Point High Gain Bypass	IIP3	-3 16	-2.5 22	- -	dBm
In Ref P1dB High Gain Bypass	P _{1dBin}	-12.5 0	-11.7 3.5	- -	dBm
Noise Figure High Gain Bypass	NF	- -	1.55 3	1.6 6	dB

Table 11. Typical 1850 MHz LNA Demo Board Performance (25°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Current Drain in current setting 6 High Gain Bypass	I _{CC}	- -	7.9 10	9.7 20	mΑ μΑ
Input Return Loss High Gain Bypass	S11	-10 -3	-11 -3.5	_ _	dB
Gain High Gain Bypass Disabled	S21	12.5 -9.5 -	13.5 -9 -15	14.5 _ _	dB
Reverse Isolation High Gain Bypass	S12	-20 -3	-22 -4	_ _	dB
Output Return Loss High Gain Bypass	S22	-10 -3	-11 -3.5	_ _	dB
P _{IN} IM2 P _{INT} = RX/2 @ -40 dBm	IM2	-56	-57	_	dBm
P_{IN} IM2 $F_{INT1} = TX$ at -27 dBm $F_{INT2} = TX + RX$ at -49 dBm		-62 -	-63 -	_ _	dBm
P_{IN} IM2 $F_{INT1} = TX$ at -27 dBm $F_{INT2} = RX$ -TX at -54 dBm		-55 -	-56 -	_ _	dBm
Switching Time From 20% top 90% of VIH From 20% top 90% of VIL	TRISE TFALL	- -	_ _	5 5	μs

3.4 1960 MHz Application

This application circuit is designed to demonstrate performance at 1960 MHz. Typical performance that can be expected from this circuit at 2.775 V V_{CC} is listed in Table 12. The match consists of a highpass match on the output and a simple inductor-capacitor network on the LNA input.




Figure 7. 1960 MHz LNA Application Schematic

Table 12. Typical 1960 MHz LNA Demo Board Performance (25°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency	f	1930	1850	1990	MHz
Power Gain High Gain Bypass	G	12.5 -9.5	13.5 -9	14.5 -	dB
Input Third Order Intercept Point High Gain Bypass	IIP3	-3 16	-2.5 22	- -	dBm
In Ref P1dB High Gain Bypass	P _{1dBin}	-12.5 0	-12 3.5	- -	dBm
Noise Figure High Gain Bypass	NF	- -	1.6 3	1.7 6	dB

Table 12. Typical 1960 MHz LNA Demo Board Performance (25°C) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Current Drain in current setting 6 High Gain Bypass	I _{CC}	- -	7.9 10	9.7 20	mΑ μΑ
Input Return Loss High Gain Bypass	S11	-10 -3	-11 -3.5	_ _	dB
Gain High Gain Bypass Disabled	S21	12.5 -9.5 -	13.5 -9 -15	14.5 _ _	dB
Reverse Isolation High Gain Bypass	S12	-20 -3	-22 -4	_ _	dB
Output Return Loss High Gain Bypass	S22	-10 -3	-11 -3.5	_ _	dB
P _{IN} IM2 P _{INT} = RX/2 @ -40 dBm	IM2	-56	-57	_	dBm
P_{IN} IM2 $F_{INT1} = TX$ at -27 dBm $F_{INT2} = TX + RX$ at -49 dBm		-62 -	-63 -	_ _	dBm
P_{IN} IM2 $F_{INT1} = TX$ at -27 dBm $F_{INT2} = RX$ -TX at -54 dBm		-55 -	-56 -	_ _	dBm
Switching Time From 20% top 90% of VIH From 20% top 90% of VIL	TRISE TFALL	- -	_ _	5 5	μs

3.5 2140 MHz Application

These application circuits demonstrate performance at 2140 MHz. Typical performance that can be expected from this circuit at $2.775~V~V_{CC}$ is listed in Table 13.




Figure 8. 2140 MHz LNA Application Schematic

Table 13. Typical 2140 MHz LNA Demo Board Performance (25°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency	f	2110	2140	2170	MHz
Power Gain High Gain Bypass	G	14 -6.5	15 -6	16 -	dB
Input Third Order Intercept Point High Gain Bypass	IIP3	-3 20	3 22	_ _	dBm
In Ref P1dB High Gain Bypass	P _{1dBin}	-12 0	-11 3.5	_ _	dBm
Noise Figure High Gain Bypass	NF	_ _	1.55 3	1.6 6	dB
Current Drain in current setting 2 High Gain Bypass	I _{CC}	_ _	6.0 10	7.0 20	mΑ μΑ

Table 13. Typical 2140 MHz LNA Demo Board Performance (25°C) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Input Return Loss High Gain Bypass	S11	-10 -3	-11 -3.5	- -	dB
Gain High Gain Bypass	S21	14 -6.5	15 -6	16 -	dB
Reverse Isolation High Gain Bypass	S12	-20 -3.5	-20 -4	_ _	dB
Output Return Loss High Gain Bypass	S22	-10 -3	-11 -3.5	- -	dB
P _{IN} IM2 P _{INT} = RX/2 @ -40 dBm	IM2	-56	-57		dBm
P _{IN} IM2 F _{INT1} = TX at -27 dBm F _{INT2} = TX +RX at -49 dBm		-62 -	-63 -	_ _	dBm
P _{IN} IM2 F _{INT1} = TX at -27 dBm F _{INT2} = RX -TX at -54 dBm		-55 -	-56 -	- -	dBm
Switching Time From 20% top 90% of VIH From 20% top 90% of VIL	TRISE TFALL	_ _	_ _	5 5	μs

Table 14. Bill of Materials

Component	Value	Case	Manufacturer	Comments
880 MHz				
C1	5.6 pF	402	Murata	Input match
C19	0.5 pF	402	Murata	Input match
C10	10 pF	402	Taiyo Yuden	Output match
C11	33 pF	402	Murata	RF bypass
C12	.01 μF	402	Murata	Low freq bypass
L1	10 nH	402	TOKO	Input match
L5	18 nH	402	TOKO	DC feed/output match
R4	62 Ω	402	KOA	Stability/reduce gain
RS	82 Ω	402	KOA	Stability
Remit	0Ω	402	KOA	Stability
Q1	MC13853	QFN-16	Freescale	

MC13853 Technical Data, Rev. 1.8

Table 14. Bill of Materials (continued)

Component	Value	Case	Manufacturer	Comments
950 MHz	L			1
C1	5.6 pF	402	Murata	Input match
C19	0.5 pF	402	Murata	Input match
C10	10 pF	402	Taiyo Yuden	Output match
C11	33 pF	402	Murata	RF bypass
C12	.01 μF	402	Murata	Low freq bypass
L1	10 nH	402	ТОКО	Input match
L5	18 nH	402	ТОКО	DC feed/output match
R4	62 Ω	402	KOA	Stability/reduce gain
RS	82 Ω	402	KOA	Stability
Remit	0Ω	402	KOA	Stability
Q1	MC13853	QFN-16	Freescale	
1800 MHz				
C2	10 pF	402	Murata	Input match
C5	33 pF	402	Murata	RF bypass
C6	.01 μF	402	Murata	Low freq bypass
C8	10 pF	402	Murata	Output match
L2	3.9 nH	402	TOKO	Input match
L6	4.7 nH	402	TOKO	Output match/DC feed
R2	75 Ω	402	KOA	Stability
R5	30 Ω	402	KOA	Stability
Q1	MC13853	QFN-16	Freescale	

Table 14. Bill of Materials (continued)

Component	Value	Case	Manufacturer	Comments
1960 MHz				
C2	10 pF	402	Murata	Input match
C5	33 pF	402	Murata	RF bypass
C6	.01 μF	402	Murata	Low freq bypass
C8	10 pF	402	Murata	Output match
L2	3.9 nH	402	ТОКО	Input match
L6	4.7 nH	402	ТОКО	Output match/DC feed
R2	75 Ω	402	KOA	Stability
R5	30 Ω	402	KOA	Stability
Q1	MC13853	QFN-16	Freescale	
2140 MHz				
C3	10 pF	402	Murata	Input match
C15	33 pF	402	Murata	RF bypass
C16	.01 μF	402	Murata	Low freq bypass
C7	5 pF	402	Murata	Output match
L3	3.0 nH	402	ТОКО	Input match
L7	2.4 nH	402	TOKO	Output match/DC feed
R3	150 Ω	402	KOA	Stability
R6	10 Ω	402	KOA	Stability
Q1	MC13853	QFN-16	Freescale	

4 Packaging





Figure 9. Board Layout Dimensions



S Y	COMMON DIMENSIONS			
M B O				No_
l L	L MIN.	NOM.	MAX.	'E
Α	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
А3		0.20 REF.		
Θ	0		12	2
K	0.20 MIN.			
D	3.0 BSC			
Ε	3.0 BSC			
L1	0.15 mm MAX			<u> </u>

S Y	0.50 m	N.		
М В О	VA	"o _T		
Ĺ	MIN.	NOM.	MAX.	
е	0.50 BSC.			
N	16			3
ND	4			Æ.
NE	4			Æ.
\Box	0.35	0.40	0.45	1/2
Ф	0.18	0.25	0.30	A
D2	1.50	1.60	1.70	
E2	1.50	1.60	1.70	

GENERAL; NOMINAL EXPOSED PAD DIMENSION = NOMINAL DIE ATTACH PAD DIMENSION-0.20



Unless otherwise specified
Dimensions are in millimeters
Decimal Angular
X.X +/- 0.1 +/- 1deg
X.XX +/- .05
X.XXX +/- .025
Interpret dim and tol per

ASMĖ Y14.5M - 1994

Title:
Package Outline, MLF 3.0 x 3.0 mm Body
Saw Singulate Design

Figure 10. Outline Dimensions for QFN-16

5 Product Documentation

This data sheet is labeled as a particular type: Product Preview, Advance Information, or Technical Data. Definitions of these types are available at: http://www.freescale.com.

Table 15 summarizes revisions to this document since the previous release (Rev. 1.7).

Table 15. Revision History

Location	Revision	
Figure 2 - SPI Bit Word	Revised diagram to remove penta-band info.	
Table 8 - SPI Used for Dual-, Tri-, and Quad-Band Configurations	Removed penta-band data, other revisions to table data.	
Section 3, "Application Information"	Added new paragraph 4, revised paragraph 3.	
Figure 3 - Application Circuit with Two MC13853s Controlled by Common SPI Lines	New figure.	
Figure 5 950 MHz LNA Application Schematic	Replaced drawing.	
Figure 6 1850 MHz LNA Application Schematic	Replaced drawing.	
Table 14 Bill of Materials	Revised entries for the 950 MHz and 1800 MHz sections.	

How to Reach Us:

Home Page:

www freescale com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006 - 2008. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.



Document Number: MC13853

Rev. 1.8 8/2008