

# **RAA23040x**

3-ch Step-Down Switching Regulator + 1-ch LDO

R18DS0004EJ0102 Rev.1.02 Jul.09, 2013

## **Description**

The RAA23040x is a power supply IC that has 3-ch step-down Switching Regulator containing power MOSFETs and 1-ch LDO.

#### **Features**

- Switching Regulator (ch1, ch3, ch4)
  - Synchronous rectification type step-down circuit
  - Integrated power MOSFETs
  - Internal phase compensator
  - Power good function (ch1)
  - Low power mode
    - (ch1, ch3 and ch4 operate at low frequency and reduce the power consumption of the IC.)
  - Switching frequency: 1.3 MHz to 2 MHz (variable)
  - Internal timer-latch-type short-circuit protector
- LDO (ch2)
  - Internal over current protector (foldback-current limiting)
- Common part
  - Independent On/Off control for each channel
  - Internal digital soft-start function (adjustable soft-start time)
  - Internal discharge circuit
  - Internal timer-latch-type thermal shutdown circuit (shutdown temperature: 150°C or higher)
  - Internal recovery-type under voltage lockout circuit

## **PKG and Packing**

Part No.	Package	Packing
RAA23040xGNP	32-pin VQFN	Embossed taping. 4,000pcs/reel
RAA23040xGFT	32-pin TQFP	Tray. 1,250pcs/Inner box

## **Product Lineup Table**

The following 9 products are developed based on output voltage.

ch	RAA230401	RAA230402	RAA230403	RAA230404	RAA230405	RAA230406	RAA230407	RAA230408	RAA230409
1	1.8 V	2.5 V	3.0 V	3.3 V	1.8 V	2.5 V	3.0 V	3.3 V	Adjustable
2									
3		3.3	3 V				Adjustable		
4	Output voltage is selectable. 1.2 V preset voltage by internal resistor or adjustable by external resistor.								

Note: ch1, ch2: RAA230401 to RAA230408 output preset voltage by internal resistor. RAA230409 outputs adjustable voltage by external resistor.

ch3: RAA230401 to RAA230404 output preset voltage by internal resistor. RAA230405 to RAA230409 output adjustable voltage by external resistor.

ch4: All products have switchable output voltage between 1.2 V preset voltage by internal resistor and adjustable voltage by external resistor.


## **Constitution Example**

• Input Voltage: 2.5 V to 5.5 V


ch	Туре	Power MOSFET	Output Voltage	Maximum Output Current Example
1	Synchronous rectification type step-down circuit (Current mode)	Integrated	0.9 V to VIN × 0.8 V	500 mA
2	LDO	_	0.9 V to VIN × 0.8 V	100 mA
3	Synchronous rectification type step-down circuit (Current mode)	Integrated	0.9 V to VIN × 0.8 V	1500 mA
4	Synchronous rectification type step-down circuit (Current mode)	Integrated	0.9 V to VIN × 0.8 V	1500 mA

## **Application Circuit Example**


ch1 to ch3: Preset output voltage by internal resistor. ch4: Preset output voltage by internal resistor is selected. (CTL4 = H)




ch1 to ch3: Adjustable output voltage by external resistor. ch4: Adjustable output voltage by external resistor is selected. (CTL4 = L)



## **Pin Configuration**





## **Pin Function**

Pin No.	Symbol	I/O	Function
1	LOUT1	Output	Inductor connection for ch1
2	VP <sub>IN1</sub>	Power supply	Output stage power input of ch1
3	PGND1	Ground	Power ground
4	II1	Input	Inverted input for error amplifier of ch1
5	PG1	Output	Power-good output of ch1 (open-drain)
6	CTL4	Input	Output voltage setting mode of ch4
7	SCP	_	Capacitor connection pin for timer latch
8	II2	Input	Inverted input for error amplifier of ch2
9	VP <sub>IN2</sub>	Power supply	Output stage power input of ch2
10	OUT2	Output	Output of ch2
11	$V_{REF}$	Output	Reference voltage output
12	$AV_{DD}$	Power supply	Analog block power supply
13	AGND	Ground	Analog ground
14	TEST2	_	Test pin 2 (connect to V <sub>REG</sub> )
15	$V_{REG}$	Output	Internal power supply output
16	TEST1	_	Test pin 1 (connect to AGND)
17	LOUT3	Output	Inductor connection for ch3
18	VP <sub>IN3</sub>	Power supply	Output stage power input of ch3
19	PGND3	Ground	Power ground
20	II3	Input	Inverted input for error amplifier of ch3
21	114	Input	Inverted input for error amplifier of ch4
22	PGND4	Ground	Power ground
23	VP <sub>IN4</sub>	Power supply	Output stage power input of ch4
24	LOUT4	Output	Inductor connection for ch4
25	SHDNB4	Input	Output ON/OFF of ch4
26	SHDNB3	Input	Output ON/OFF of ch3
27	SAVE	Input	Low power operation mode setting pin
28	SS	<u> </u>	Resistance connection for soft start time setting
29	RT	_	Resistance connection for triangular wave generation
30	SHDNB2	Input	Output ON/OFF of ch2
31	SHDNB1	Input	Output ON/OFF of ch1
32	SHDNB0	Input	Output ON/OFF of IC

## **Absolute Maximum Ratings**

(Unless otherwise specified,  $T_A = 25^{\circ}C$ )

Parameter	Symbol	Ratings	Unit	Condition
Analog power supply (AV <sub>DD</sub> pin)	$AV_{DD}$	-0.5 to +6.5	V	AV <sub>DD</sub>
VP <sub>IN</sub> pin applied voltage	VP <sub>IN</sub>	-0.5 to +6.5	V	VP <sub>IN1</sub> to VP <sub>IN4</sub>
SHDNB pin applied voltage	V <sub>SHDNB</sub>	-0.5 to +6.5	V	SHDNB0 to SHDNB4
CTL4 pin applied voltage	V <sub>CTL4</sub>	-0.5 to +6.5	V	CTL4
SAVE pin applied voltage	V <sub>SAVE</sub>	-0.5 to +6.5	V	SAVE
PG pin applied voltage	$V_{PG}$	-0.5 to +6.5	V	PG1
Il pin applied voltage	VII	-0.5 to +6.5	V	II1 to II4
VP <sub>IN1</sub> pin sink current (peak)	IP <sub>IN1(peak)-</sub>	600	mA	VP <sub>IN1</sub>
VP <sub>IN2</sub> pin sink current (DC)	IP <sub>IN2(DC)-</sub>	200	mA	VP <sub>IN2</sub>
VP <sub>IN3</sub> pin sink current (peak)	IP <sub>IN3(peak)-</sub>	2000	mA	VP <sub>IN3</sub>
VP <sub>IN4</sub> pin sink current (peak)	IP <sub>IN4(peak)-</sub>	2000	mA	VP <sub>IN4</sub>
LOUT1 pin output source current (peak)	I <sub>LO1(peak)+</sub>	600	mA	LOUT1
OUT2 pin output source current (DC)	I <sub>O2(DC)+</sub>	200	mA	OUT2
LOUT3 pin output source current (peak)	I <sub>LO3(peak)+</sub>	2000	mA	LOUT3
LOUT4 pin output source current (peak)	I <sub>LO4(peak)+</sub>	2000	mA	LOUT4
LOUT1, OUT2, LOUT3, LOUT4 pin output source current (DC)	I <sub>LO1,O2,LO3,4(DC)</sub> -	100	mA	when discharge circuit is operation.
Total power dissipation	P <sub>T</sub>	VQFN: 1850 <sup>*1</sup>	mW	T <sub>A</sub> ≤ +25 °C
		TQFP: 2100 <sup>1</sup>		
Operating ambient temperature	T <sub>A</sub>	-40 to +85	℃	
Junction temperature	TJ	-40 to +150	℃	
Storage temperature	T <sub>stg</sub>	-55 to +150	℃	

#### Note:

the total power dissipation is derated by −18.5 mW/°C (VQFN) or -21mW/°C (LQFP).

Board specification: VQFN:4-layers glass epoxy board. 76.2mm x 114.3mm x 1.664mm.

Copper coverage area: 50% (top and bottom layers)/95% (layers 2 and 3).

TQFP:4-layers glass epoxy board. 80mm x 80mm x 1.6mm. Renesas Evaluation Board for the case of that Exposed PAD is not soldered to GND copper pattern on board.

Caution: Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

<sup>\*1</sup> This is the value at  $T_A \le +25$  °C. At  $T_A > +25$  °C,

# **Recommended Operating Condition**

(Unless otherwise specified,  $T_A = 25^{\circ}C$ )

Parameter	Symbol	Min	Тур	Max	Unit	Condition
Analog power supply voltage	AV <sub>DD</sub>	2.5	5.0	5.5	V	AV <sub>DD</sub>
(AV <sub>DD</sub> pin)						
VP <sub>IN</sub> pin applied voltage	VP <sub>IN</sub>	_	$AV_{DD}$	_	V	VP <sub>IN1</sub> to VP <sub>IN4</sub>
SHDNB pin applied voltage	V <sub>SHDNB</sub>	0	_	$AV_{DD}$	V	SHDNB0 to SHDNB4
CTL4 pin applied voltage	V <sub>CTL4</sub>	0	_	$AV_{DD}$	V	CTL4
SAVE pin applied voltage	V <sub>SAVE</sub>	0	_	$AV_{DD}$	V	SAVE
PG pin applied voltage	$V_{PG}$	0	_	$AV_{DD}$	V	PG1
II pin applied voltage	VII	0	_	$AV_{DD}$	V	II1 to II4
Oscillation frequency	f <sub>OSC</sub>	1300	_	2200	kHz	
Oscillator timing resistance	R <sub>T</sub>	_	10	_	kΩ	R <sub>T</sub>
Soft start resistance	R <sub>SS</sub>	_	1000	_	kΩ	SS
SCP pin capacitance	C <sub>SCP</sub>	_	0.1	_	μF	SCP
V <sub>REF</sub> pin capacitance	C <sub>REF</sub>	_	1.0	_	μF	V <sub>REF</sub>
V <sub>REG</sub> pin capacitance	C <sub>REG</sub>	_	1.0	_	μF	V <sub>REG</sub>
Operating junction temperature	T <sub>JO</sub>	-40	_	+125	℃	

## **Electrical Characteristics**

(Unless otherwise specified,  $T_A = 25$ °C,  $AV_{DD} = VP_{IN1}$  to  $VP_{IN4} = 5.0$  V,  $f_{OSC} = 2$  MHz)

	Davamate::	C	p.a.s.	<b></b>	P4 -	12 2-	O
<b>.</b>	Parameter	Symbol	Min	Тур	Max	Unit	Condition
Total	Standby current	I <sub>DD(STNBY)</sub>	_	1	2	μА	$AI_{DD}+IP_{IN1}+IP_{IN2}+IP_{IN3}+IP_{IN4}$ SHDNB0 to SHDNB4 = AGND
	Circuit operation current 1	I <sub>DD1</sub>	_	1.2	2	mA	$AI_{DD}$ , SHDNB0 = $AV_{DD}$ SHDNB1 to SHDNB4 = $AGND$ SAVE = $GND$
	Circuit operation current 2	I <sub>DD2</sub>		0.7	1.0	mA	$AI_{DD}$ , SHDNB0 = $AV_{DD}$ SHDNB1 to SHDNB4 = AGND SAVE = $AV_{DD}$
Reference	Reference voltage	$V_{REF}$	0.98	1.00	1.02	V	$I_{REF} = 0mA$
voltage block (V <sub>REF</sub> )	Temperature characteristic		_	0.5	_	%	$T_A = -10$ °C to $+60$ °C
Internal power supply block (V <sub>REG</sub> )	Internal power supply voltage	V <sub>REG</sub>	2.3	2.4	2.5	V	I <sub>REG</sub> = 0mA
Under voltage lock	Operation start voltage during rise time	$AV_{DD(L-H)}$	1.9	2.1	2.3	V	AV <sub>DD</sub> pin voltage is detected
out circuit (UVLO)	Operation stop voltage	$AV_{DD(H ext{-}L)}$	1.7	1.9	2.1	V	AV <sub>DD</sub> pin voltage is detected
Short-circuit protection	II1 input detection voltage (ch1)	V <sub>TH(II)1</sub>	65	75	85	%	II1 pin, Ratio to the output voltage
circuit (SCP)	II3 input detection voltage (ch3)	V <sub>TH(II)3</sub>	65	75	85	%	II3 pin, Ratio to the output voltage
	II4 input detection voltage (ch4)	V <sub>TH(II)4</sub>	65	75	85	%	II4 pin, Ratio to the output voltage
	DLY detection voltage	$V_{TH(DLY)}$	0.6	0.9	1.2	V	SCP pin
	Short-circuit source current	I <sub>OUT</sub>	0.6	1.0	1.4	μΑ	
Oscillation	Frequency setting accuracy	fosc	-10	_	+10	%	$R_T = 10k\Omega$
block	Input stability	$\Delta f_{OSC}$	-3	_	+3	%	$AV_{DD} = 2.5V \text{ to } 5.5V$
Soft start block	Soft start time	t <sub>ss</sub>	_	2.0	4.0	ms	ch1 to ch4, $R_{SS} = 1000k\Omega$
PWM block	Maximum duty	D <sub>MAX.(PWM)</sub>	_	100	_	%	ch1, ch3, ch4
Output	ch1 output voltage accuracy	V <sub>OUT1</sub>	-2	_	+2	%	$I_{O1} = 10 \text{mA}$ , (with internal resistor)
voltage	ch2 output voltage accuracy	V <sub>OUT2</sub>	-1	_	+1	%	$I_{O2} = 10 \text{mA}$ , (with internal resistor)
accuracy (with resistor	ch3 output voltage accuracy	V <sub>OUT3</sub>	-2		+2	%	$I_{O3} = 200 \text{mA}$ , (with internal resistor)
inside)	ch4 output voltage accuracy	V <sub>OUT4</sub>	-2	_	+2	%	I <sub>O4</sub> = 200mA, (with internal resistor)
E/A block (with resistor	E/A 1 input threshold voltage	V <sub>ITH1</sub>	0.784	0.800	0.816	V	Including input offset, (with external resistor)
outside)	E/A 2 input threshold voltage	V <sub>ITH2</sub>	0.792	0.800	0.808	V	Including input offset, (with external resistor)
	E/A 3 input threshold voltage	V <sub>ITH3</sub>	0.784	0.800	0.816	V	Including input offset, (with external resistor)
	E/A 4 input threshold voltage	V <sub>ITH4</sub>	0.784	0.800	0.816	V	Including input offset, (with external resistor)
Output block	P-ch output ON resistance	R <sub>on-p1</sub>	_	0.4	0.6	Ω	I <sub>O</sub> = 100mA
(ch1)	N-ch output ON resistance	R <sub>on-n1</sub>	_	0.4	0.6	Ω	$I_{O} = -100 \text{mA}$
Output block	P-ch output ON resistance	R <sub>on-p1</sub>		0.4	0.6	Ω	I <sub>O</sub> = 100mA
(ch3, ch4)	N-ch output ON resistance	R <sub>on-n1</sub>	_	0.4	0.6	Ω	$I_0 = -100 \text{mA}$
Discharging	Output ON resistance1	R <sub>ondc1</sub>		100	200	Ω	ch1, ch3, ch4, I <sub>DC</sub> = 20mA
circuit block	Output ON resistance2	R <sub>ondc2</sub>	_	200	400	Ω	ch2, I <sub>DC</sub> = 20mA

## **Electrical Characteristics (cont.)**


(Unless otherwise specified,  $T_A = 25$ °C,  $AV_{DD} = VP_{IN1}$  to  $VP_{IN4} = 5.0$  V,  $f_{OSC} = 2$  MHz)

Parameter		Symbol	Min	Тур	Max	Unit	Condition
Series regulator	The voltage between the input and output	V <sub>DIF2</sub>	0.5	_		٧	I <sub>O2</sub> = 20mA
block (ch2)	Input regulation	REG <sub>IN2</sub>	_	_	50	mV	$I_{O2} = 20 \text{mA}, VP_{IN2} > VOUT2 + 0.5V$
	Load regulation	REG <sub>L2</sub>	_	_	50	mV	I <sub>O2</sub> = 1mA to 100mA
	Output short-circuit current	I <sub>O2short</sub>	_	80	_	mA	OUT2=AGND
	Peak output current	I <sub>O2peak</sub>	150	_	_	mA	T.B.D.
Power-good circuit block (ch1)	Threshold voltage	V <sub>TH(PG)1</sub>	86	90	94	%	PG1 = "HiZ"→"L", "L"→"HiZ"  Detection of II1 pin  Ratio to the output voltage
	PG pin output voltage	$V_{PG}$	_	_	0.1	٧	I <sub>PG-</sub> = 0.1mA
	PG pin leakage current	I <sub>LEAK-PG</sub>	_	_	1	μΑ	SHDNB0 to SHDNB4 = AGND
	Delay time	t <sub>DLY-PG</sub>	_	_	2	ms	Time from detecting of output startup until change form L to HiZ on PG pin
ON/OFF	Threshold voltage	V <sub>TH</sub>	0.8	_	2.0	V	SHDNB0 to SHDNB4, SAVE
controller block	Input pull-down resistance	R <sub>IND</sub>	200	400	700	kΩ	SHDNB0 to SHDNB4, SAVE

## **Typical Performance Characteristics**

(Unless otherwise specified,  $T_A = 25$ °C,  $AV_{DD} = VP_{IN1}$  to  $VP_{IN4} = 5.0$  V,  $f_{OSC} = 2$  MHz)

## **Efficiency vs. Output Current**



#### Start-up waveforms


## Example 1 ch1(3.3V) ->ch2(3.3V) ->ch3(2.5V) ->ch4(1.2V) Configuration Waveform 1ms / div AVDD ch1 SHDNB1 1V / dlv ch2 3.3V SHDNB2 OUT2 ch1 3.3V ch3 SHDNB3 LOUT3 ch3 2.5V 1.2V ch4 SHDNB4 LOUT4 ch4 1.2V $\frac{1.00 \text{ V}\Omega}{1.00 \text{ V}\Omega}$ M1.00ms Ch2 $\mathcal{F}$ 1.00 VΩV Ch2 1.00 VΩ Ch4 **Example 2** ch1(1.2V) ->ch2(1.2V) ->ch3(1.2V) ->ch4(1.2V) Configuration Waveform 1ms / d v AVDD(5V) SHDNB1 ₹ 400kΩ 0.57 / div ch2 OUT2 # 0.02uF ₹ 400kΩ ch2 1.2V ch1 ch3 SHDNB3 320kΩ # 0.04uF ≠ 400kΩ ch4 SHDNB4 320kΩ ch4 1.2V LOUT4 # 0.06uF ₹ 400kΩ SHDNB pins have pull-down resistors (400k $\Omega$ ). Please make sure that input voltage divided by

external resistor on SHDNB pins shall not be


lower than 1.4V.

## IC Surface Temperature vs. Time


- All channel operating (normal mode)
- VIN=5V
- ch1: 3.3 V, 0.5 A ch2: 3.3 V, 0.1A ch3: 3.3 V, 1.5 A ch4: 1.2 V, 1.5 A
- $T_A=25^{\circ}C$
- Measured on Renesas Evaluation board



## **Temperature Derating Curve**



### **Load Transient Waveforms**



## **Control Block**

## SHDNB0 to SHDNB4: ON/OFF Setting

					Common				
SHDNB0	SHDNB1	SHDNB2	SHDNB3	SHDNB4	Circuit	ch1	ch2	ch3	ch4
L	L or H	L or H	L or H	L or H	OFF	OFF	OFF	OFF	OFF
Н	L	L	L	L	ON	OFF	OFF	OFF	OFF
Н	Н	L	L	L	ON	ON	OFF	OFF	OFF
Н	L	Н	L	L	ON	OFF	ON	OFF	OFF
Н	L	L	Н	L	ON	OFF	OFF	ON	OFF
Н	L	L	L	Н	ON	OFF	OFF	OFF	ON
Н	Н	Н	Н	Н	ON	ON	ON	ON	ON

Note: L: Low level, H: High level

Common Circuit: Reference voltage block, internal power supply block, oscillator block and so forth

OFF: circuit stand-by, ON: circuit operation status

## **SAVE: IC Low Power Mode Setting**

SAVE	IC Operation			
L	Normal operation			
	(ch1, ch3, ch4 operate at oscillation frequency set by RT)			
Н	Low power mode operation			
	(ch1, ch3, ch4 operate at 15% oscillation frequency of normal operation)			

Note: L: Low level, H: High level

## CTL4: ch4 Output Voltage Setting

CTL4	ch4 Output Voltage Setting			
L	External resistor setting			
Н	Internal resistor setting (fixed 1.2 V)			

Note: L: Low level, H: High level

## **Output Status**

## $V_{\text{REG}}$ , $V_{\text{REF}}$ Pin Status

SHDNB0	V <sub>REG</sub>	$V_{REF}$
L	AGND	AGND
Н	2.4 V	1.0 V

Note: L: Low level, H: High level

## ch1 to ch4 Output Pin Status

	SHDNB1 to	ch1	ch2	ch3	ch4
SHDNB0	SHDNB4	LOUT1	OUT2	LOUT3	LOUT4
L	L or H	HiZ	AGND	HiZ	
		(Discharge circuit, OFF)	(Discharge circuit, ON)	(Discharge circuit, OFF)	
Н	L	PGND	AGND	PGND	
		(Discharge circuit, ON)	(Discharge circuit, ON)	(Discharge circuit, ON)	
	Н	Pulse	ch2	Pulse Pulse	
		(VP <sub>IN1</sub> or PGND)	(set voltage)	(VP <sub>IN3</sub> or PGND)	(VP <sub>IN4</sub> or PGND)

Note: L: Low level, H: High level, HiZ: High impedance


#### **PG1 Pin Status**

	IC Operation Status			
	SHDNB0 = L			
SHDNB0 = H	SHDNB0 = H The ch1 output voltage is under 90% of the set voltage			
	The ch1 output voltage is over 90% of the set voltage	HiZ		

Note: L: Low level, HiZ: High impedance

Caution: When using power good (PG1 pin), connect it to ch1 output.

## **Timing Chart**



## **Operation of Each Block (Overview)**


#### Short-Circuit Protection Circuit (ch1, ch3 and ch4)

When the voltage of ch1, ch3 and ch4 drops, the voltage of the E/A inverted input pin to which the output is being fed back also drops. If this inverted input pin voltage falls below the input detection voltage of the short-circuit protection circuit (under 75% of output voltage), the timer circuit starts operating and the capacitor connected to the SCP pin (CSCP) starts charging. When the voltage of the capacitor connected to the SCP pin reaches 0.9 V (TYP.), all the outputs are latched to OFF. At this time, common circuits (such as the reference voltage block, internal power supply block, and oscillator, etc.) continue operating.

As long as the voltage of any of the E/A inverted input pins of ch1 to ch4 is below the input detection voltage of the short-circuit protection circuit, the capacitor connected to the SCP pin continues charging.

When the short-circuit protection circuit is operating, to reset the latch circuit, either change the level of the SHDNB0 pin from high to low or drop the level of the power supply voltage  $(AV_{DD})$  to the level below the operation stop voltage of the under voltage lockout circuit (1.7 V to 2.1 V).

#### • Timing Chart (when ch1 is short circuited)



#### (1) At starting

- A short circuit will not be detected while a channel is undergoing a soft start (that is, short-circuit protection is not triggered). If a short circuit occurs while a channel is operating, short-circuit protection will start after the soft start time elapses following startup.
- If a short circuit occurs in a channel that is operating while another channel is being soft-started, short-circuit protection will start immediately.

#### (2) Short-circuit protection operation

- If a short circuit is detected in any of channel 1, 3 and 4 (channels whose II pin voltage is lower than the input detection voltage except channels that are being soft-started), the capacitor connected to the SCP pin starts charging. If short circuits occur in multiple channels, the capacitor connected to the SCP pin continues to charge until the short-circuit state of all channels is canceled (that is, until the II pin voltage is restored over the input detection voltage).
- Once the SCP pin voltage reaches 0.9 V, output from all channels stops (and is latched to OFF).
- Common circuits (such as the reference voltage block, internal power supply block, and oscillator, etc.) continue operating.

### (3) Cancelling short-circuit protection

— To reset the latch circuit, either change the level of the SHDNB0 pin from high to low, or drop the level of the power supply voltage (AV<sub>DD</sub>) to the operation stop voltage of the under voltage lockout circuit (1.7 V to 2.1 V).

#### Thermal Shutdown Circuit (Timer Latch Type)

After overheating has been detected (shutdown temperature: 150°C or higher), the timer circuit starts operating and the capacitor connected to the SCP pin (CSCP) starts charging. When the voltage of the capacitor connected to the SCP pin reaches 0.9 V (TYP.), all the outputs are latched to OFF (as same as SCP). Common circuits (such as the reference voltage block, internal power supply block, and oscillator, etc.) continue operating.

When the thermal shutdown circuit is operating, to reset the latch circuit, either change the level of the SHDNB0 pin from high to low, or drop the level of the power supply voltage  $(AV_{DD})$  to the operation stop voltage of the under voltage lockout circuit  $(1.7\ V\ to\ 2.1\ V)$ .

## **Under Voltage Lockout Circuit (Auto Recovery Type)**

- (1) Under voltage lockout operation
  - When the power supply voltage  $(AV_{DD})$  falls to the operation stop voltage (1.7 V to 2.1 V), output from all channels stops. Common circuits (such as the reference voltage block, internal power supply block, and oscillator, etc.) continue operating.
- (2) Restoring output

Once  $AV_{DD}$  voltage is restored to the operation start voltage (1.9 V to 2.3 V), the under voltage lockout operation is canceled and output automatically resumes. The output voltage cannot be restored while the under voltage lockout circuit is operating, not even by manipulating the SHDNB0 pin.

#### **Current Limiting**

Ch1, ch3, and ch4 operate under the current control mode. If an overcurrent occurs, the current is limited on a pulse-bypulse basis. If the current sensor detects an overcurrent, the current is limited and the switching operation of the Power MOSFET in the output stage stops until the next cycle.

When the current is limited, the output voltage of the channel on which the overcurrent occurred drops. If the II pin voltage falls below the input detection voltage, the short-circuit protection circuit starts operating.

Reference data (Unless otherwise specified,  $T_A = 25$ °C,  $AV_{DD} = VP_{IN1}$  to  $VP_{IN4} = 5.0$  V,  $f_{OSC} = 2$  MHz)

Item		Symbol	Min	Тур	Max	unit	Measurement condition
Current limit	ch1 Current limet	I <sub>LIM1</sub>	_	1.6		Α	ch1OUT = 3.3V
value	ch3, ch4 Current limet 1	I <sub>LIM34_1</sub>	_	2.6		Α	ch3OUT = ch4OUT = 3.3V
	ch3, ch4 Current limet 2	I <sub>LIM34_2</sub>	_	2.1		Α	ch3OUT = ch4OUT = 1.2V

Note: These data are for reference and not guaranteed as specifications.

#### **Over Current Protection (ch2)**

Ch2 have a fold back type current protection circuit. If load current exceeds 150 mA, protection operation is started and load current is limited (output short-circuit current: 80 mA).

#### **Low Power Mode**

This IC has the low power mode. By setting SAVE pin into a high level, the oscillation frequency of a switching regulator (ch1, ch3, ch4) is dropped on 15% oscillation frequency of normal operation, and the power consumption of the IC is reduced.


When switching to the low power mode, please switch the mode in a condition that the output current of a switching regulator (ch1, ch3, ch4) is below 100 mA.

Please be cautious of increasing the ripple voltage of each channel at the low power mode.

## **Advance on Designing**

### Setting Output Voltage (When the output voltage is set by external resistor)

The output voltage settings are shown in the figures below. The output voltage can be calculated by using the equations shown in these figures.



#### **Setting Oscillation Frequency**

The oscillation frequency (f<sub>OSC</sub>) can be arbitrarily set by the timing resistance (R<sub>T</sub>) connected to the RT pin.

Approximate equation:  $f_{OSC}[MHz] = -0.107 \times R_T[k\Omega] + 3.05$ 

#### **Calculating the Soft Start Time**

The soft start time  $(t_{SS})$  can be arbitrarily set by the resistance  $(R_{SS})$  connected to the SS pin.

Approximate equation:  $t_{SS}[ms] = 1.8 \times R_{SS}[M\Omega] + 0.24$ 

Note: Soft start time is the same by all channels.

#### Calculating the Delay Time of the Short-circuit Protection Circuit

The following approximate expression is for calculating the delay time t<sub>DLY</sub> of the short-circuit protection circuit.

The delay time of the short-circuit protection circuit ( $t_{DLY}$ ) can be arbitrarily set by the capacitor ( $C_{SCP}$ ) connected to the SCP pin.

Approximate equation:  $t_{DLY}[s] = 0.9 \times C_{SCP}[\mu F]$ 

## Pin handling when Short-circuit Protection Circuit is not used

When the short-circuit protection circuit is not used, connect the SCP pin to the AGND pin. At this time, closely monitor heating because the overheat protection circuit does not operate.

## Handling of pins when not used

Connect unused pins as below.

Always connect AVDD pin, VPIN1 pin, VPIN2 pin, VPIN3 pin and VPIN4 pin with power supplies, and connect PGND1 pin, PGND3 pin, PGND4 pin and AGND with the ground.

## When ch1 is not used:.

Pin number	Pin name	Connection
31	SHDNB1	AGND
2	VP <sub>IN1</sub>	AV <sub>DD</sub> , or VP <sub>IN</sub> of other ch
1	LOUT1	PGND
3	PGND1	PGND
4	II1	AGND

### When ch2 is not used:

Pin number	Pin name	Connection
30	SHDNB2	AGND
9	VP <sub>IN2</sub>	AV <sub>DD</sub> , or VP <sub>IN</sub> of other ch
10	OUT2	AGND
8	II2	AGND

### When ch3 is not used:

Pin number	Pin name	Connection
26	SHDNB3	AGND
18	VP <sub>IN3</sub>	$AV_{DD}$ , or $VP_{IN}$ of other ch
17	LOUT3	PGND
19	PGND3	PGND
20	II3	AGND

### When ch4 is not used:

Pin number	Pin name	Connection
25	SHDNB4	AGND
23	VP <sub>IN4</sub>	AV <sub>DD</sub> , or VP <sub>IN</sub> of other ch
24	LOUT4	PGND
22	PGND4	PGND
21	114	AGND
6	CTL4	AGND

## When PG1 pin is not used

Pin number Pin name		Connection	
5	PG1	AGND	

#### Inductor selection

It is recommended to choose a inductor which ripple current (ΔIL) becomes 20 to 40 % of Iout(max).

When  $\Delta IL$  increases, inductor current peak raises, so ripple of Vout gets larger and power loss increases. But, large inductor is required to lower  $\Delta IL$ .

 $\Delta IL$  can be calculated by an equation below.

 $\Delta IL = (Vin-Vout) / L \times Vout / Vin \times 1 / fsw$ 

fsw: Switching frequency of DCDC, 1.3MHz to 2MHz

Peak current of inductor (ILpeak) can be calculated by an equation below.

 $ILpeak = Iout(max) + \Delta IL / 2$ 

Choose a inductor which saturation current is higher than ILpeak .

### Inductor Example

ch	Output Current	Inductor	Manufacturer	Inductance (uH)	I <sub>TEMP</sub> (A)	I <sub>SAT</sub> (A)	Size (LxWxT, mm)
ch1	less than 0.5A	CPL2512T4R7M	TDK	4.7	0.65	0.65	2.5x1.5x1.2
		NRS2012T4R7MGJ	TAIYO YUDEN	4.7	0.82	0.76	2x2x1.2
		74479787247A	WURTH	4.7	1.5	0.27	2.5x2x1
		744028004	WURTH	4.7	0.85	0.7	2.8x2.8x1.1
ch3	less than 1A	VLS201612ET-2R2M	TDK	2.2	1.15	1.05	2x1.6x1.2
ch4		NRS2012T2R2MGJ	TAIYO YUDEN	2.2	1.37	1.35	2x2x1.2
		744029002	WURTH	2.2	1.5	1.15	2.8x2.8x1.35
	1A to 1.5A	LQH44PN2R2MP0	MURATA	2.2	1.8	2.5	4x4x1.65
		NRS4018T2R2MDGJ	TAIYO YUDEN	2.2	2.2	3	4x4x1.8
		744025002	WURTH	2.2	1.8	2.4	2.8x2.8x2.8

Note I<sub>TEMP</sub>: Rated current by temperature rising

I<sub>SAT</sub>: Rated current by inductance loss

These inductors are examples. About inductor detail, contact each manufacturer.

#### **Output capacitor selection**

Each channel of RAA23040x has a phase compensation circuit which is optimized to each operation. In order to operate stably with the phase compensation, connect the output capacitor :

Switching Regulator (ch1, ch3, ch4): over 22uF

LDO (ch2): over 2.2uF

Ceramic capacitor can be used for output capacitor. It has low ESR, so VOUT ripple is decreased.

VOUT ripple ( $\Delta$ Vrpl) can be calculated by an equation below.

 $\Delta Vrpl = \Delta IL x (ESR + 1 / (8 x Cout x fsw))$ 

## Input capacitor selection

Recommended input capacitor of switching regulator can be calculated by an equation below. Connect the capacitor that value is over calculated one.

 $Cin > (Iout(max) \times Vout / Vin) / (\Delta Vin \times fsw)$ 

About LDO, connect the capacitor that value is over 1uF.

## **Notes on Use**

### **Condition where Protection Circuits do not operate**

When the SCP pin is connected to the AGND pin, the short-circuit protection circuit and thermal shutdown circuit do not operate.

#### **Pin Connection**

Be sure to apply the same voltage to  $AV_{DD}$  pin and  $VP_{IN}$  pin (except  $VP_{IN2}$ ).

### **VP<sub>IN2</sub> Input Voltage**

VP<sub>IN2</sub> input voltage should be same or less than AV<sub>DD</sub>.

#### **PG1 Connection**

When using power good (PG1 pin), connect it to ch1 output. If PG1 is connected to  $AV_{DD}$ , PG1 outputs high ( $AV_{DD}$ ) when SHDNB0 is low (because PG1 is high impedance when SHDNB0 is low).

### **Actual Pattern Wiring**

To actually perform pattern wiring, separate the ground of the control signals from the ground of the power signals, so that these signals do not have a common impedance as much as possible. In addition, lower the high-frequency impedance by using a capacitor, so that noise is not superimposed on the  $V_{REF}$  pin,  $V_{REG}$  pin.

## Connection of Exposed PAD (only TQFP package)

TQFP package has an exposed pad on the bottom to improve radiation performance. On the mounting board, connect this exposed pad to AGND.


#### **Fixed Usage of Control Input Pin**

When using fixed input pins SHDNB0 to SHDNB4, CTL4 and SAVE input pins, connect each input to the pins listed below.


	ect Pin	
Input Pin	Fixed to Low Level	Fixed to High Level
SHDNB0	AGND	$AV_DD$
SHDNB1	AGND	$AV_DD$
SHDNB2	AGND	$AV_DD$
SHDNB3	AGND	$AV_DD$
SHDNB4	AGND	$AV_DD$
CTL4	AGND	$AV_DD$
SAVE	AGND	$AV_DD$

## **Package Dimensions**

## 32-pin VQFN 5 mm $\times$ 5 mm 0.4 mm pitch



## 32-pin TQFP 7 mm × 7 mm 0.8 mm pitch



**Revision History** 

## **RAA23040x Data Sheet**

			Description
Rev.	Date	Page	Summary
1.01	Oct 18, 2012	-	First Edition issued
1.02	Jul 09, 2013	1	Changed package name from LQFP to TQFP. Added packing unit.
		5	Added Pin Configuration of 32-pin TQFP.
		7	Added Total power dissipation and Board specification.
		9	Changed Short-circuit source current from Min 0.7uA to 0.6uA and Max 1.3uA to 1.4uA.
		10	Changed Output short-circuit current from Typ 40mA to 80mA.  Added condition of Input regulation, Load regulation and Output short-circuit current.
		12	Added start-up waveforms.
		13	Added input voltage VIN condition. Changed output voltage/current condition.  Added TQFP product's data. Added Temperature Derating Curve.
		16	Changed Output Pin Status of ch2 at SHDNB0=L from HiZ to GND.
		19	Added Reference data of Current limit value. Changed Output short-circuit current of Over Current Protection (ch2) from Typ 40mA to 80mA.
		21	Added Handling of pins when not use.
		22	Added Inductor selection
		23	Added Output capacitor selection and Input capacitor selection.
		24	Added Connection of Exposed PAD.
		26	Added Package Dimensions of TQFP package.

#### **NOTES FOR CMOS DEVICES**

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and 'High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries, (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1528-651-709, Fax: +44-1528-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 . unLu Haidian District. Beijing 100083. P.R.China

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2866-9318, Fax: +852 2869-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 7202 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-588-9737, Fax: +82-2-588-5141

© 2013 Renesas Electronics Corporation. All rights reserved.

Colophon 2.2