

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs ZBT™Feature 3.3V I/O, Burst Counter Pipelined Outputs

IDT71V65603/Z IDT71V65803/Z

Features

- 256K x 36, 512K x 18 memory configurations
- Supports high performance system speed 150MHz (3.8ns Clock-to-Data Access)
- ZBT[™] Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/**W** (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (**BW**1 **BW**4) control (May tie active)
- Three chip enables for simple depth expansion
- 3.3V power supply (±5%)
- 3.3V I/O Supply (VDDQ)
- Power down controlled by ZZ input
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array(fBGA).

Description

The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit (9Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT $^{\text{TM}}$, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V65603/5803 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V65603/5803 to be suspended as long as necessary. All synchronous inputs are ignored when (CEN) is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}1, CE2, \overline{CE}2)$ that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V65603/5803 have an on-chip burst counter. In the burst mode, the IDT71V65603/5803 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V65603/5803 SRAM utilize IDT's latest high-performance CMOS process, and are packaged in a JEDEC Standard 14mmx 20mm 100-pin thin plastic quadflat pack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

A0-A18	Address Inputs	Input	Synchronous
ŌĒ1, CE2, ŌĒ2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
BW1, BW2, BW3, BW4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
ZZ	Sleep Mode	Input	Asynchronous
VO0-VO31, VOP1-VOP4	Data Input / Output	VO	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

5304 tbl 01

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.

OCTOBER 2008

©2007 Integrated Device Technology, Inc.

DSC-5304/07


Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A18	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	_	N/A	$ \begin{array}{c} ADV/\overline{LD} \text{ is a synchronous input that is used to load the internal registers with new address} \\ ADV/\overline{LD} \text{ is a synchronous input that is used to load the internal registers with new address} \\ ADV/\overline{LD} \text{ is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{LD} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{LD} is sampled high. } \\ \end{aligned}$
R/W	Read / Write	I	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	-	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/\overline{W} and ADV/\overline{LD} are sampled low) the appropriate byte write signal $(\overline{BW}_1-\overline{BW}_4)$ must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/\overline{W} is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW}_1-\overline{BW}_4$ can all be tied low if always doing write to the entire 36-bit word.
CE₁, CE₂	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE₂ to enable the IDT71V65603/5803. (\overline{CE}_1 or \overline{CE}_2 sampled high or CE₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	Ι	HIGH	Synchronous active high chip enable. CE_2 is used with $\overline{CE_1}$ and $\overline{CE_2}$ to enable the chip. CE_2 has inverted polarity but otherwise identical to $\overline{CE_1}$ and $\overline{CE_2}$.
CLK	Clock	I	N/A	This is the clock input to the IDT71V65603/5803. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
ĪBO	Linear Burst Order	I	LOW	Burst order selection input. When \overline{LBO} is high the Interleaved burst sequence is selected. When \overline{LBO} is low the Linear burst sequence is selected. \overline{LBO} is a static input and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the 71V65603/5803. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
77	Sleep Mode	I	N/A	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the 71V65603/5803 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.


NOTE:

 $^{1. \ \ \}text{All synchronous inputs must meet specified setup and hold times with respect to CLK}.$

Functional Block Diagram



Functional Block Diagram



Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	٧
Vss	Supply Voltage	0	0	0	V
V⊪	Input High Voltage - Inputs	2.0	_	VDD+0.3	V
V⊪	Input High Voltage - I/O	2.0		VDDQ+0.3	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	V

NOTES

^{1.} VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.

Recommended Operating

Temperature and Supply Voltage


Grade	Ambient Temperature ⁽¹⁾	Vss	VDD	VDDQ
Commercial	0° C to +70° C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

NOTES:

5304 tbl 05

1. During production testing, the case temperature equals the ambient temperature.


Pin Configuration - 256K x 36



Top View 100 TQFP

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is ≥ VIH.
- 2. Pin 84 is reserved for a future 16M.
- 3. DNU=Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

Pin Configuration - 512K x 18



Top View 100 TQFP

NOTES:

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pin 84 is reserved for a future 16M.
- DNU=Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

100 TQFP Capacitance⁽¹⁾

 $(TA = +25^{\circ} C, f = 1.0MHz)$

(7		
Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5304 tbl 07

119 BGA Capacitance⁽¹⁾

 $(TA = +25^{\circ} C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 3dV$	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5304 tbl 07a

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	٧
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	٧
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	٧
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
ЮИТ	DC Output Current	50	mA

NOTES:

E204 #bl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. During production testing, the case temperature equals Ta.

165 fBGA Capacitance⁽¹⁾

 $(TA = +25^{\circ} C, f = 1.0MHz)$

(171 / 2	-0 0,1 1.0111112,	,		
Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	TBD	pF
CI/O	I/O Capacitance	Vout = 3dV	TBD	pF

5304 tbl 07b

Pin Configuration - 256K X 36, 119 BGA

_	1	2	3	4	5	6	7
Α	O VDDQ	O A6	O A4 O	O NC ⁽²⁾	O A8 O	O A16	O VDDQ O
В	O NC	O CE2	O A3	O ADV/LD	O A9	O C <u>E</u> 2	NC
С	O NC	O A7	A3 O A2	0	A9 O A12	O A15	O NC
D	0	O I/OP3	A2 VSS O VSS O VSS	VDD O NC	A12 O VSS	0	0
E	I/O16 O I/O17	O I/O18	O	0	VSS O VSS	I/OP2 O I/O13	I/O15 O I/O14
F	O VDDQ	O I/O19	Ö	ČE1 O	VSS O	O I/O12	O VDDQ
G	O I/O20	O I/O21	0	O O	VSS O	0	\circ
	0	0	BW ₃	A17 O	BW ₂	I/O11 O	I/O10 O
Н	I/O22 O	I/O23 O	VSS O	R/W O	VSS O	I/O9 O	I/O8
J	VDDQ	VDD O	VDD(1)	VDD O	VDD(1)	O	VDDQ O
K	I/O24 O	I/O26 O	VSS O	CLK O	VSS	I/O6 O	I/O7 O
L	I/O25 O	I/O27	BW4	NC Q	BW ₁	1/04	I/O5 O VDDQ
М	VDDQ O	1/028	Vss	CEN	Vss	I/O3	VDDQ
N	I/O29	1/030	Vss	CLK NC O CEN A1 O	BW1 O VSS O VSS	I/O3 O I/O2	O I/O1
Р	I/O31	I/O30 O I/OP4 O	Vss O Vss O Vss	A0 O	Vss	I/OP1	1/00
R	0°0	A ⁵	LBO O	VDD O	VDD(1)	I/OP1 O A ¹³	
т	NC	A ⁵ O NC	A10	Δ11	O A14	NC O	ZZ
U	O VDDQ	O DNU ⁽³⁾	O DNU ⁽³⁾	O DNU ⁽³⁾	O DNU ⁽³⁾	DNU ⁽³⁾	VDDQ
							5304 drw 13A

Top View

·

Pin Configuration - 512K X 18, 119 BGA

	1	2	3	4	5	6	7
	0	0	0	0	0	0	0
Α	VDDQ	A 6	A4	NC(2)	A 8	A 16	VDDQ
	0	0	0	O`	0	0	0
В	NC	CE2	A 3	ADV/LD	A 9	CE ₂	NC
	0	0	0	0	0	0	0
С	NC	A 7	A 2	V DD	A 13	A 17	NC
	0	0	0	0	0	0	0
D	I/ O 8	NC	Vss	NC	Vss	I/OP1	NC
	0	0	0	0	0	0	0
E	NC	I/ O 9	Vss	CE ₁	Vss	NC	I/O7
	0	0	0	0	0	0	0
F	V DDQ	NC	VSS	ŌĒ	VSS	I/O6	VDDQ
	0	0	0	0	0	0	0
G	NC	I/O ₁₀	\overline{BW}_2	A18	Vss	NC	I/O ₅
	0	0	0	0	0	0	0
н	I/O11	NC	Vss	R/W	Vss	I/O4	NC
	0	0	0	0	0	0	0
J	VDDQ	VDD	VDD(1)	V DD	V DD(1)	VDD	VDDQ
	0	0	0	0	0	0	0
K	NC	I/O12	Vss	CLK	VSS	NC	I/O3
	0	0	0	0	0	0	0
L	I/O13	NC	Vss	NC	BW ₁	I/O2	NC
	0	0	0	0	0	0	0
M	VDDQ	I/O14	Vss	CEN	Vss	NC	VDDQ
	0	0	0	0	0	0	0
N	I/O ₁₅	NC	Vss	A 1	Vss	I/O 1	NC
	0	0	0	0	0	0	0
P	NC	I/OP2	VSS	A 0	VSS	NC	I/O 0
	0	0	0	0	0	0	0
R	NC	A 5	LBO	V DD	VDD(1)	A 12	NC
	0	0	0	0	0	0	0
Т	NC	A10	A 15	NC	A14	A11	ZZ O
	0	O (3)	O (3)	O DNU ⁽³⁾	O (3)	0	
υL	VDDQ	DNU ⁽³⁾	DNU ⁽³⁾	DNU(o)	DNU ⁽³⁾	DNU ⁽³⁾	VDDQ

Top View

5304 drw 13B

- 1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. A4 is reserved for future 16M.
- 3. DNU = Do not use. Pin U2, U3, U4, U5 and U6 are reserved for respective JTAG pins: TMS, TDI, TCK, TDO and TRST. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

Pin Configuration - 256K X 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽²⁾	A 7	<u>C</u> E₁	BW ₃	BW2	<u>C</u> E2	CEN	ADV/LD	A17	A 8	NC
В	NC	A6	CE2	BW4	BW ₁	CLK	R/W	ŌĒ	NC ⁽²⁾	A 9	NC ⁽²⁾
С	VOP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	V O17	VO16	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O15	VO14
Ε	V O19	VO18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O13	VO12
F	I/O21	VO20	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O11	V O10
G	I/O ₂₃	VO22	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	VO9	I/O8
Н	V _{DD} ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ
J	V O25	VO24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	V O7	I/O6
K	I ∕O27	VO26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	V O5	I/O4
L	I/O29	VO28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	V O3	I/O2
М	I/O31	VO30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	I/Oo
N	VOP4	NC	VDDQ	Vss	DNU ⁽³⁾	NC	VDD ⁽¹⁾	Vss	VDDQ	NC	VOP1
Р	NC	NC ⁽²⁾	A 5	A2	DNU ⁽³⁾	A 1	DNU ⁽³⁾	A 10	A 13	A14	NC
R	LBO	NC ⁽²⁾	A4	A 3	DNU ⁽³⁾	A 0	DNU ⁽³⁾	A11	A12	A 15	A 16

5304 tbl 25a

Pin Configuration - 512K X 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽²⁾	A 7	<u>C</u> E1	BW ₂	NC	CE2	CEN	ADV/LD	A 18	A8	A 10
В	NC	A6	CE2	NC	BW ₁	CLK	R/W	ŌĒ	NC ⁽²⁾	A 9	NC ⁽²⁾
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP1
D	NC	I/O8	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	VO7
Ε	NC	I/O9	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	VO6
F	NC	I/O10	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I /O5
G	NC	I/O11	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	V O4
Н	VDD ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ
J	VO12	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I /O3	NC
K	I /O13	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	VO2	NC
L	I /O14	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	NC
М	V O15	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O0	NC
N	I/OP2	NC	VDDQ	Vss	DNU ⁽³⁾	NC	VDD ⁽¹⁾	Vss	VDDQ	NC	NC
Р	NC	NC ⁽²⁾	A 5	A2	DNU ⁽³⁾	A 1	DNU ⁽³⁾	A11	A14	A 15	NC
R	LBO	NC ⁽²⁾	A4	A 3	DNU ⁽³⁾	A0	DNU ⁽³⁾	A12	A13	A16	A 17

5304 tb125b

- 1. H1, H2, and N7 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- B9, B11, A1, R2 and P2 is reserved for future 18M, 36M, 72M, 144M and 288M, respectively.
 DNU=Do not use. Pins P5, R5, P7 and R7 are reserved for respective JTAG pins: TDI, TMS, TDO and TCK on future revisions. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

Synchronous Truth Table⁽¹⁾

CEN	R/ W	Chip ⁽⁵⁾ Enable	ADV/ LD	BW x	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D ⁽⁷⁾
L	Н	Select	L	Χ	External	X	LOAD READ	O _(j)
L	Х	X	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	O _(i)
L	Χ	Deselect	L	Χ	Х	Х	DESELECT or STOP ⁽³⁾	HiZ
L	Х	X	Н	Х	X	DESELECT / NOOP	NOOP	HiZ
Н	Χ	Х	Х	Χ	Х	X	SUSPEND ⁽⁴⁾	Previous Value

NOTES:

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When ADV/\overline{LD} signal is sampled high, the internal burst counter is incremented. The R/\overline{W} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{W} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $\overline{CE}_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- 7. Q Data read from the device, D data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/ ₩	BW 1	BW 2	BW 3 ⁽³⁾	BW 4 ⁽³⁾
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3) ^(2,3)	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) ^(2,3)	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

NOTES

- 1. L = VIL, H = VIH, X = Don't Care.
- Multiple bytes may be selected during the same cycle.
- 3. N/A for X18 configuration.

5304 tbl 09

5304 th 08

Interleaved Burst Sequence Table (**LBO**=VDD)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

5304 tbl 10


Linear Burst Sequence Table (**LBO**=Vss)

	Seque	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

5304 tbl 11

Functional Timing Diagram⁽¹⁾



NOTES:

5304 drw 03

- 1. This assumes $\overline{\text{CEN}}$, $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_2$ are all true.
- 2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

Cycle	Address	R/ W	ADV/ LD	CE ⁽¹⁾	CEN	BW x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Х	Х	Load read
n+1	Х	Χ	Н	Χ	L	Χ	Х	Х	Burst read
n+2	A 1	Н	L	L	L	Х	L	Q0	Load read
n+3	Х	Х	L	Н	L	Χ	L	Q0+1	Deselect or STOP
n+4	X	Х	Н	Х	L	Х	L	Q1	NOOP
n+5	A 2	Н	L	L	L	Χ	Х	Z	Load read
n+6	Х	Х	Н	Χ	L	Χ	Х	Z	Burst read
n+7	Х	Х	L	Н	L	Х	L	Q2	Deselect or STOP
n+8	Аз	L	L	L	L	L	L	Q2+1	Load write
n+9	Х	Χ	Н	Χ	L	L	Х	Z	Burst write
n+10	A 4	L	L	L	L	L	Х	D3	Load write
n+11	X	Χ	L	Н	Ш	Χ	Х	D3+1	Deselect or STOP
n+12	X	Χ	Н	Х	L	Χ	Х	D4	NOOP
n+13	A 5	L	L	L	Ш	L	Х	Z	Load write
n+14	A 6	Н	L	L	L	Χ	Χ	Z	Load read
n+15	A 7	L	L	L	L	L	Х	D ₅	Load write
n+16	Х	Χ	Н	Χ	L	L	L	Q6	Burst write
n+17	A 8	Н	L	L	L	Х	Х	D7	Load read
n+18	X	Χ	Н	Χ	L	Χ	Х	D7+1	Burst read
n+19	A 9	L	L	L	L	L	L	Q8	Load write

5304tbl 12 NOTES:

1. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE}_2 = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L. 2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/ W	ADV/ LD	CE (2)	CEN	BW x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Х	Χ	L	Χ	Х	Χ	Clock Setup Valid
n+2	X	Χ	Х	X	X	X	L	Q ₀	Contents of Address Ao Read Out

NOTES:

H = High; L = Low; X = Don't Care; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.

Burst Read Operation⁽¹⁾

Cycle	Address	R/ ₩	ADV/ ∐	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O	Comments
n	A 0	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Χ	L	Х	Χ	Χ	Clock Setup Valid, Advance Counter
n+2	Х	Χ	Н	Χ	L	Χ	L	Q ₀	Address Ao Read Out, Inc. Count
n+3	X	Х	Н	Х	L	Х	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count
n+4	X	Х	Н	Х	L	Х	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count
n+5	A 1	Н	L	L	L	Х	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁
n+6	Х	Х	Н	Х	L	Х	L	Q ₀	Address Ao Read Out, Inc. Count
n+7	Х	Χ	Н	Χ	L	Х	L	Q1	Address A ₁ Read Out, Inc. Count
n+8	A 2	Н	L	L	L	Х	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂

NOTES:

5304 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance..
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_3 = H$.

Write Operation⁽¹⁾

Cycle	Address	R/ ₩	ADV/ LD	CE (2)	CEN	BW x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Х	Χ	L	Χ	Χ	Χ	Clock Setup Valid
n+2	Χ	Χ	Х	Χ	L	Χ	Χ	Do	Write to Address Ao

5304 tbl 15

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Burst Write Operation⁽¹⁾

Cycle	Address	R/ W	ADV/ LD	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Н	Х	L	L	Х	Χ	Clock Setup Valid, Inc. Count
n+2	Χ	Χ	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+3	Χ	Χ	Н	Χ	L	L	Χ	D0+1	Address A ₀₊₁ Write, Inc. Count
n+4	Χ	Χ	Н	Χ	L	L	Χ	D0+2	Address A ₀₊₂ Write, Inc. Count
n+5	A 1	L	L	L	L	L	Χ	D0+3	Address A ₀₊₃ Write, Load A ₁
n+6	Χ	Χ	Н	Χ	L	L	Χ	D ₀	Address Ao Write, Inc. Count
n+7	Х	Χ	Н	Х	L	L	Х	D1	Address A ₁ Write, Inc. Count
n+8	A 2	L	L	L	L	L	Х	D1+1	Address A1+1 Write, Load A2

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = L$. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$.

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/ W	ADV/ LD	CE (2)	CEN	BW x	ŌĒ	I/O	Comments
n	A 0	Н	L	L	L	Χ	Χ	Х	Address and Control meet setup
n+1	Х	Χ	Х	Χ	Н	Χ	Х	Х	Clock n+1 Ignored
n+2	A 1	Н	L	L	L	Χ	Χ	Х	Clock Valid
n+3	Х	Χ	Х	Χ	Н	Χ	L	Q ₀	Clock Ignored, Data Qo is on the bus.
n+4	Х	Χ	Х	Χ	Н	Χ	L	Q ₀	Clock Ignored, Data Qo is on the bus.
n+5	A 2	Н	L	L	L	Х	L	Q ₀	Address Ao Read out (bus trans.)
n+6	A 3	Н	L	L	L	Х	L	Q1	Address A ₁ Read out (bus trans.)
n+7	A 4	Н	L	L	L	Χ	L	Q2	Address A2 Read out (bus trans.)

NOTES:

5304 tbl 17

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/ W	ADV /LD	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Χ	Address and Control meet setup.
n+1	Х	Χ	Х	Х	Н	Χ	Х	Χ	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Χ	Χ	Clock Valid.
n+3	Х	Х	Х	Χ	Н	Χ	Х	Х	Clock Ignored.
n+4	X	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	A 2	L	L	L	L	L	Χ	D ₀	Write Data Do
n+6	Аз	L	L	L	L	L	Х	D1	Write Data D1
n+7	A 4	L	L	L	L	L	Χ	D2	Write Data D ₂

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Read Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/ W	ADV/ LD	CE (2)	CEN	BW x	ŌĒ	I/O ⁽³⁾	Comments
n	X	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Χ	?	Deselected.
n+2	A 0	Н	L	L	L	Х	Χ	Z	Address and Control meet setup
n+3	Х	Χ	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+4	A 1	Н	L	L	L	Х	L	Q ₀	Address Ao Read out. Load A1.
n+5	X	Х	L	Н	اــ	Χ	Χ	Z	Deselected or STOP.
n+6	X	Х	L	Н		Χ	L	Q1	Address A ₁ Read out. Deselected.
n+7	A2	Η	L	L		Χ	Χ	Z	Address and control meet setup.
n+8	Х	Х	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+9	X	Х	L	Н	L	Χ	L	Q2	Address A ₂ Read out. Deselected.

NOTES:

5304 tbl 19

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE}_3 = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_3 = L.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R /₩	ADV/ LD	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O ⁽³⁾	Comments
n	X	Χ	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Χ	L	Н	L	Χ	Х	?	Deselected.
n+2	A 0	L	L	L	L	L	Х	Z	Address and Control meet setup
n+3	X	Χ	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A 1	L	L	L	L	L	Х	Do	Address Do Write in. Load A1.
n+5	X	Χ	L	Н	L	Х	Х	Z	Deselected or STOP.
n+6	X	Χ	L	Н	L	Х	Х	D1	Address D1 Write in. Deselected.
n+7	A2	L	L	L	L	L	Х	Z	Address and control meet setup.
n+8	X	Χ	L	Н	L	Х	Х	Z	Deselected or STOP.
n+9	Χ	Χ	L	Н	L	Χ	Х	D2	Address D ₂ Write in. Deselected.

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Li	Input Leakage Current	V _{DD} = Max., V _{IN} = 0V to V _{DD}		5	μΑ
ILI	LBO Input Leakage Current ⁽¹⁾	VDD = Max., VIN = OV to VDD		30	μΑ
ILO	Output Leakage Current	Vout = 0V to VDDQ, Device Deselected	Ī	5	μΑ
VOL	Output Low Voltage	IoL = +8mA, $VDD = Min$.	Ī	0.4	V
Vон	Output High Voltage	IOH = -8mA, VDD = Min.	2.4	-	V

NOTE:

204 th 1 21

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (VDD = 3.3V +/-5%)

			150MHz		133MHz		100MHz		Unit
Symbol	Symbol Parameter Test Conditions		Com'l	Ind	Com'l	Ind	Com'l	Ind	
Operating Power Supply Current Device Selected, Outputs Open, ADV/ \overline{LD} = X, VDD = Max., VIN \geq VIH or \leq VIL, f = fMax ⁽²⁾		325	345	300	320	250	270	mA	
$ \begin{array}{c} \text{ISB1} & \text{CMOS Standby Power} \\ \text{Supply Current} & \text{Device Deselected, Outputs Open,} \\ \text{VDD} = \text{Max., VIN} \geq \text{VHD or} \leq \text{VLD,} \\ \text{f} = 0^{(2,3)} \\ \end{array} $		40	60	40	60	40	60	mA	
ISB2	$ \begin{array}{c} \text{ISB2} & \text{Clock Running Power} \\ \text{Supply Current} & \text{Device Deselected, Outputs Open,} \\ \text{VDD} = \text{Max., VN} \geq \text{VHD or} < \text{VLD,} \\ \text{f} = \text{fmax}^{(2.3)} \\ \end{array} $		120	140	110	130	100	120	mA
ISB3	ldle Power Supply Current	$\label{eq:decomposition} \begin{split} & \frac{\text{Device Selected, Outputs Open,}}{\overline{\text{CEN}}} & \geq \text{VIH, VDD} = \text{Max.,} \\ & \text{VIN} & \geq \text{VHD or } \leq \text{VLD, } f = \text{fmax}^{(2,3)} \end{split}$	40	60	40	60	40	60	mA
lzz	Full Sleep Mode Supply Current		40	60	40	60	40	60	mA

NOTES:

5304 tbl 22

- 1. All values are maximum guaranteed values.
- 2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions (VDDQ = 3.3V)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

^{1.} The LBO pin will be internally pulled to VDD if it is not actively driven in the application and the ZZ pin will be internally pulled to Vss if not actively driven.

AC Electrical Characteristics


(VDD = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)

		1501	150MHz ⁽⁶⁾			100MHz			
Symbol	Parameter	Min.	Max.	Min.	Max	Min.	Max.	Unit	
tcyc	Clock Cycle Time	6.7	_	7.5		10		ns	
tF ⁽¹⁾	Clock Frequency		150	_	133		100	MHz	
tch ⁽²⁾	Clock High Pulse Width	2.0		2.2	_	3.2	_	ns	
tcL ⁽²⁾	Clock Low Pulse Width	2.0	_	2.2	_	3.2	_	ns	
Output Par						<u> </u>			
tcp	Clock High to Valid Data	_	3.8.	_	4.2	_	5	ns	
tcdc	Clock High to Data Change	1.5	_	1.5	_	1.5	_	ns	
tclz ^(3,4,5)	Clock High to Output Active	1.5	_	1.5		1.5		ns	
tchz ^(3,4,5)	Clock High to Data High-Z	1.5	3	1.5	3	1.5	3.3	ns	
toe	Output Enable Access Time	-	3.8	_	4.2	_	5	ns	
tolz(3,4)	Output Enable Low to Data Active	0	_	0	_	0	_	ns	
tонz ^(3,4)	Output Enable High to Data High-Z	_	3.8		4.2		5	ns	
Set Up Tin	nes								
tse	Clock Enable Setup Time	1.5	_	1.7	_	2.0	_	ns	
tsa	Address Setup Time	1.5		1.7		2.0		ns	
tsd	Data In Setup Time	1.5		1.7		2.0	_	ns	
tsw	Read/Write (R/W) Setup Time	1.5		1.7	_	2.0		ns	
tsadv	Advance/Load (ADV/LD) Setup Time	1.5		1.7		2.0		ns	
tsc	Chip Enable/Select Setup Time	1.5	_	1.7	_	2.0	_	ns	
tsB	Byte Write Enable (BWx) Setup Time	1.5		1.7		2.0		ns	
Hold Time	s								
the	Clock Enable Hold Time	0.5	_	0.5	_	0.5	_	ns	
tha	Address Hold Time	0.5		0.5		0.5	_	ns	
thd	Data In Hold Time	0.5	_	0.5	-	0.5	_	ns	
thw	Read/Write (R/W) Hold Time	0.5	_	0.5	_	0.5	_	ns	
thadv	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5	-	0.5	_	ns	
thc	Chip Enable/Select Hold Time	0.5	_	0.5		0.5	_	ns	
tнв	нв Byte Write Enable (BWx) Hold Time			0.5	_	0.5	_	ns	

5304 tbl 24

- 1. $t_F = 1/t_{CYC}$.
- 2. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.
- 3. Transition is measured $\pm 200 mV$ from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).
- 6. Commercial temperature range only.

Timing Waveform of Read Cycle^(1,2,3,4)




- of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.


 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.


 4. R\overline{W} is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R\overline{W} signal when new address 1. Q (41) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence
- and control are loaded into the SRAM.



- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- 4. RM is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RM signal when new address and control are loaded into the SRAM.
- 5. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2. CE2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE2 is HIGH.
- 3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.



- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of **CS** Operation^(1,2,3,4)




- 1. O (A₁) represents the first output from the external address A₁. D (A₃) represents the input data to the SRAM corresponding to address A₃. 2. CE₂ timing transitions are identical but inverted to the FE₁ מות הבייר הייירי.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.


 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RM signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline







119 Ball Grid Array(BGA) Package Diagram Outline






165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline






Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information





Datasheet Document History

12/31/99		Created new datasheet from obsolete devices IDT71V656 and IDT71V658
03/04/00	Pg. 1,14,15	Removed 166MHz speed grade offering; Added 150MHz speed grade offering
04/20/00	Pg. 5,6	Added JTAG test pins to TQFP pin configuration; removed footnote
	Pg. 5,6	Add clarification note to Recommended Operating temperature and Absolute Max Ratings tables
	Pg. 7	Add note to BGA pin Configuration; correct typo within pinout
	Pg. 21	Insert TQFP Package Diagram Outline
05/23/00		Add new package offering, 13 x 15mm 165 fBGA
	Pg. 23	Correction in BG 119 Package Diagram Outline
07/28/00		Addindustrial temperature
	Pg. 2	Correction VDDQ 3.3V I/O supply
	Pg. 5-8	Remove JTAG offerings, refer to IDT71V656xx and IDT71V658xx device errata sheet
	Pg. 7	Correct pin B2
	Pg. 8	Change pin B1 to NC
	Pg. 23	Update BG119 Package Diagram Outline
11/04/00	Pg. 8	Add note to pin N5 on BQ165 pinout, reserved for JTAG TRST
	Pg. 15	Add Izz parameter to DC Electrical Characteristics
10/16/01	Pg. 16	Changed sub-header to include Commercial and Industrial Temperature Ranges. Corrected the TCH
		from 22ns to 2.2ns and TSADV from 20ns to 2.0ns.
12/04/02	Pg. 1-25	Changed datasheet from Prelininary to final release.
	Pg. 15	Added I temp to 150MHz.
	Pg. 16	Corrected typo from 22 to 2.2.
12/19/02	Pg. 1,2,5,6,	Removed JTAG functionality for current die revision.
	7,8	
	Pg. 7	Corrected pin configuration on the x36, 119BGA. Switched pins I/O0 and I/OP1.
09/30/04	Pg. 5,6	Updated temperature TA note.
	Pg. 7	Updated pin configuration for the 119BGA-reordered I/O signals on P7,N6,L6, K7,H6, G7, F6, E7, D6
		(512K x18).
	Pg. 25	Added "restricted hazardous substance device" to ordering information.
02/21/07	Pg.25	Added Z generation die step to data sheet ordering information.
10/16/08	Pg. 25	Removed "IDT" from orderable part number