# Power MOSFET 14 Amps, 25 Volts

#### **N-Channel DPAK**

#### **Features**

- Planar HD3e Process for Fast Switching Performance
- Low R<sub>DS(on)</sub> to Minimize Conduction Loss
- Low C<sub>iss</sub> to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	25	Vdc
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±20	Vdc
Thermal Resistance – Junction–to–Case Total Power Dissipation @ $T_A$ = 25°C Drain Current – Continuous @ $T_A$ = 25°C, Chip – Continuous @ $T_A$ = 25°C, Limited by Package – Single Pulse (tp $\le$ 10 $\mu$ s)	$\begin{array}{c} R_{\thetaJC} \\ P_{D} \\ I_{D} \\ I_{D} \\ I_{D} \end{array}$	6.0 20.8 14 11.4 28	°C/W W A A A
Thermal Resistance, Junction-to-Ambient (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C Drain Current - Continuous @ T <sub>A</sub> = 25°C	$R_{ heta JA}$ $P_D$ $I_D$	80 1.56 3.1	°C/W W A
Thermal Resistance, Junction-to-Ambient (Note 2) Total Power Dissipation @ T <sub>A</sub> = 25°C Drain Current - Continuous @ T <sub>A</sub> = 25°C	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub>	120 1.04 2.5	°C/W W A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. When surface mounted to an FR4 board using 0.5 sq. in pad size.
- When surface mounted to an FR4 board using minimum recommended pad size.



#### ON Semiconductor®

http://onsemi.com

## 14 AMPERES, 25 VOLTS $R_{DS(on)} = 70.4 \text{ m}\Omega \text{ (Typ)}$










CASE 369D DPAK-3 (Straight Lead) STYLE 2

## MARKING DIAGRAM & PIN ASSIGNMENTS



#### **ORDERING INFORMATION**


See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Chara	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS			_		•	
Drain-to-Source Breakdown Voltag (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 µA Temperature Coefficient (Positive)	V(br) <sub>DSS</sub>	25 -	28 -	- -	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)		I <sub>DSS</sub>	- -	- -	1.0 10	μAdc
Gate-Body Leakage Current $(V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0)$	I <sub>GSS</sub>	-	-	±100	nAdc	
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \mu Ac$ Threshold Temperature Coefficient	$V_{GS(th)}$	1.0	1.5 -	2.0 -	Vdc mV/°C	
Static Drain-to-Source On-Resistance (Note 3) $ \begin{pmatrix} V_{GS} = 4.5 \text{ Vdc, } I_D = 5 \text{ Adc} ) \\ (V_{GS} = 10 \text{ Vdc, } I_D = 5 \text{ Adc} ) \end{pmatrix} $		R <sub>DS(on)</sub>	- -	117 70.4	130 95	mΩ
Forward Transconductance (Note 3 (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 5 Add	9FS	-	7.0	_	Mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	_	115	_	pF
Output Capacitance	$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz})$	C <sub>oss</sub>	_	62	_	
Transfer Capacitance		C <sub>rss</sub>	_	33	_	
SWITCHING CHARACTERISTICS	(Note 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	_	3.8	_	ns
Rise Time	(V <sub>GS</sub> = 10 Vdc, V <sub>DD</sub> = 10 Vdc,	t <sub>r</sub>	_	27	_	
Turn-Off Delay Time	$I_D = 5 \text{ Adc}, R_G = 3 \Omega$	t <sub>d(off)</sub>	_	9.6	_	
Fall Time		t <sub>f</sub>	_	2.0	_	
Gate Charge		$Q_{T}$	_	1.8	_	nC
	$(V_{GS} = 5 \text{ Vdc}, I_D = 5 \text{ Adc}, V_{DS} = 10 \text{ Vdc}) \text{ (Note 3)}$	Q <sub>1</sub>	_	0.8	_	
		$Q_2$	_	0.7	-	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On-Voltage	$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	- -	0.93 0.82	1.2 -	V <sub>dc</sub>
Reverse Recovery Time		t <sub>rr</sub>	-	6.6	-	ns
	(I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc,	t <sub>a</sub>	-	4.75	-	
	dl <sub>S</sub> /dt = 100 A/μs) (Note 3)	t <sub>b</sub>	-	1.88	-	
Reverse Recovery Stored Charge	]	Q <sub>RR</sub>	_	0.002	-	μC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


#### **TYPICAL CHARACTERISTICS**



14  $V_{DS} \ge 10 \text{ V}$ 12 ID, DRAIN CURRENT (AMPS) 10 8 6 T<sub>J</sub> = 25°C 2 -55°C 0 0 2 3 5 6 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Temperature






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Response

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NTD14N03RT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD14N03RT4G	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### PACKAGE DIMENSIONS

#### **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE D



#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

- IOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: INCHES.

  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
- MENSIONS DS, LS SITIO Z.

  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
  FLASH, PROTRUSIONS, OR BURRS. MOLD
  FLASH, PROTRUSIONS, OR GATE BURRS SHALL
  NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
   ADJUMS A AND B ARE DETERMINED AT DATUM
- PLANE H.


	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	


## STYLE 2: PIN 1. GATE

- 2. DRAIN 3. SOURCE 4. DRAIN

#### PACKAGE DIMENSIONS

#### IPAK CASE 369D ISSUE C





#### NOTES:

- DIMENSIONING AND TOLERANCING PER
   ANSLY 14 FM 1982
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
ſ	0.018	0.023	0.46	0.58
Κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2:

PIN 1. GATE 2. DRAIN

- DRAIN
   SOURCE
- 4. DRAIN

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2173 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative