

PIC18F87J10 Family Data Sheet

64/80-Pin, High-Performance 1-Mbit Flash Microcontrollers with nanoWatt Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/80-Pin, High-Performance, 1-Mbit Flash Microcontrollers with nanoWatt Technology

Special Microcontroller Features:

- Operating Voltage Range: 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- · On-Chip 2.5V Regulator
- · Low-Power, High-Speed CMOS Flash Technology
- C Compiler Optimized Architecture:
- Optional extended instruction set designed to optimize re-entrant code
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug (ICD) with Three Break points via Two Pins
- · Power-Managed modes:
 - Run: CPU on, peripherals on
 - Idle: CPU off, peripherals on
 - Sleep: CPU off, peripherals off
- Flash Program Memory:
 - 1000 erase/write cycle endurance typical
 - 20 year retention minimum
 - Self-write capability during normal operation

Flexible Oscillator Structure:

- Two Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL)
- Two External Clock modes, up to 40 MHz
- · Internal 31 kHz Oscillator
- Secondary Oscillator using Timer1 @ 32 kHz
- Two-Speed Oscillator Start-up
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:


- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- · Four Programmable External Interrupts
- Four Input Change Interrupts
- Two Capture/Compare/PWM (CCP) modules
- Three Enhanced Capture/Compare/PWM (ECCP) modules:
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-shutdown and auto-restart
- Two Master Synchronous Serial Port (MSSP) modules Supporting 3-Wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- Two Enhanced Addressable USART modules:
 - Supports RS-485, RS-232 and LIN/2602
 - Auto-wake-up on Start bit
 - Auto-Baud Detect (ABD)
- 10-Bit, up to 15-Channel Analog-to-Digital Converter module (A/D):
 - Auto-acquisition capability
 - Conversion available during Sleep
 - Self-calibration feature
- · Dual Analog Comparators with Input Multiplexing

External Memory Bus (PIC18F8XJ10/8XJ15 only):

- · Address Capability of up to 2 Mbytes
- · 8-Bit or 16-Bit Interface
- · 12-Bit, 16-Bit and 20-Bit Addressing modes

| Device | Prog | ram Memory | | | | | | MSSI | 2 | F | ors | | Bus |
|-------------|------------------|-------------------------------|--------------------------------|-----|--------------------|-----------------------|---|------|-----------------------------|--------|-------------|--------------------|------------|
| | Flash (bytes) | # Single-Word Instructions | SRAM Data Memory (bytes) | I/O | 10-Bit A/D (ch) | CCP/ ECCP (PWM) | | SPI | Master I ² C™ | EUSART | Comparators | Timers 8/16-Bit | External E |
| PIC18F65J10 | 32K | 16384 | 2048 | 50 | 11 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν |
| PIC18F65J15 | 48K | 24576 | 2048 | 50 | 11 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν |
| PIC18F66J10 | 64K | 32768 | 2048 | 50 | 11 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν |
| PIC18F66J15 | 96K | 49152 | 3936 | 50 | 11 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν |
| PIC18F67J10 | 128K | 65536 | 3936 | 50 | 11 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Ν |
| PIC18F85J10 | 32K | 16384 | 2048 | 66 | 15 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y |
| PIC18F85J15 | 48K | 24576 | 2048 | 66 | 15 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y |
| PIC18F86J10 | 64K | 32768 | 2048 | 66 | 15 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y |
| PIC18F86J15 | 96K | 49152 | 3936 | 66 | 15 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y |
| PIC18F87J10 | 128K | 65536 | 3936 | 66 | 15 | 2/3 | 2 | Y | Y | 2 | 2 | 2/3 | Y |

Pin Diagrams



Pin Diagrams (Continued)




Table of Contents

| 1.0 | Device Overview | 5 | | | | |
|-------|---|-----|--|--|--|--|
| 2.0 | Guidelines for Getting Started with PIC18FJ Microcontrollers | | | | | |
| 3.0 | Oscillator Configurations | 31 | | | | |
| 4.0 | Power-Managed Modes | 39 | | | | |
| 5.0 | Reset | 47 | | | | |
| 6.0 | Memory Organization | 59 | | | | |
| 7.0 | Flash Program Memory | 85 | | | | |
| 8.0 | External Memory Bus | | | | | |
| 9.0 | 8 x 8 Hardware Multiplier | 107 | | | | |
| 10.0 | Interrupts | 109 | | | | |
| 11.0 | I/O Ports | 125 | | | | |
| 12.0 | Timer0 Module | 151 | | | | |
| 13.0 | Timer1 Module | 155 | | | | |
| 14.0 | Timer2 Module | 161 | | | | |
| 15.0 | Timer3 Module | 163 | | | | |
| 16.0 | Timer4 Module | | | | | |
| 17.0 | Capture/Compare/PWM (CCP) Modules | 169 | | | | |
| 18.0 | Enhanced Capture/Compare/PWM (ECCP) Module | 177 | | | | |
| 19.0 | Master Synchronous Serial Port (MSSP) Module | 193 | | | | |
| 20.0 | Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) | 239 | | | | |
| 21.0 | 10-Bit Analog-to-Digital Converter (A/D) Module | | | | | |
| 22.0 | Comparator Module | 271 | | | | |
| 23.0 | Comparator Voltage Reference Module | | | | | |
| 24.0 | Special Features of the CPU | 281 | | | | |
| 25.0 | Instruction Set Summary | 293 | | | | |
| 26.0 | Development Support | | | | | |
| 27.0 | Electrical Characteristics | | | | | |
| | Packaging Information | | | | | |
| Appe | ndix A: Migration Between High-End Device Families | 391 | | | | |
| Appe | ndix B: Revision History | 393 | | | | |
| Index | (| 395 | | | | |
| | Vicrochip Web Site | | | | | |
| | omer Change Notification Service | | | | | |
| | omer Support | | | | | |
| | Reader Response | | | | | |
| Produ | uct Identification System | 407 | | | | |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F65J10 PIC18F85J10
- PIC18F65J15 PIC18F85J15
- PIC18F66J10 PIC18F86J10
- PIC18F66J15 PIC18F86J15
- PIC18F67J10 PIC18F87J10

This family introduces a new line of low-voltage devices with the main traditional advantage of all PIC18 microcontrollers – namely, high computational performance and a rich feature set – at an extremely competitive price point. These features make the PIC18F87J10 family a logical choice for many high-performance applications where cost is a primary consideration.

1.1 Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F87J10 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal RC oscillator, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-Fly Mode Switching:** The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.

1.1.2 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F87J10 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of a divide-by-4 clock output.
- A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes which allows clock speeds of up to 40 MHz.
- An internal RC oscillator with a fixed 31-kHz output which provides an extremely low-power option for timing-insensitive applications.

The internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.1.3 EXPANDED MEMORY

The PIC18F87J10 family provides ample room for application code, from 32 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last up to 100 erase/write cycles. The PIC18F87J10 family also provides plenty of room for dynamic application data, with up to 3936 bytes of data RAM.

1.1.4 EXTERNAL MEMORY BUS

In the unlikely event that 128 Kbytes of memory are inadequate for an application, the 80-pin members of the PIC18F87J10 family also implement an external memory bus. This allows the controller's internal program counter to address a memory space of up to 2 Mbytes, permitting a level of data access that few 8-bit devices can claim. This allows additional memory options, including:

- Using combinations of on-chip and external memory up to the 2-Mbyte limit
- Using external Flash memory for reprogrammable application code or large data tables
- Using external RAM devices for storing large amounts of variable data

1.1.5 EXTENDED INSTRUCTION SET

The PIC18F87J10 family implements the optional extension to the PIC18 instruction set, adding 8 new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as 'C'.

1.1.6 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80-pin devices.

The PIC18F87J10 family is also pin compatible with other PIC18 families, such as the PIC18F8720 and PIC18F8722. This allows a new dimension to the evolution of applications, allowing developers to select different price points within Microchip's PIC18 portfolio, while maintaining the same feature set.

1.2 Other Special Features

- Communications: The PIC18F87J10 family incorporates a range of serial communication peripherals, including 2 independent Enhanced USARTs and 2 Master SSP modules, capable of both SPI and I²C[™] (Master and Slave) modes of operation. In addition, one of the general purpose I/O ports can be reconfigured as an 8-bit Parallel Slave Port for direct processor-to-processor communications.
- CCP Modules: All devices in the family incorporate two Capture/Compare/PWM (CCP) modules and three Enhanced CCP modules to maximize flexibility in control applications. Up to four different time bases may be used to perform several different operations at once. Each of the three ECCPs offers up to four PWM outputs, allowing for a total of 12 PWMs. The ECCPs also offer many beneficial features, including polarity selection, programmable dead time, auto-shutdown and restart and Half-Bridge and Full-Bridge Output modes.
- 10-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 27.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F87J10 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in four ways:

- 1. Flash program memory (six sizes, ranging from 32 Kbytes for PIC18FX5J10 devices to 128 Kbytes for PIC18FX7J10).
- 2. Data RAM (2048 bytes for PIC18FX5J10/X5J15/X6J10 devices, 3936 bytes for PIC18FX6J15/X7J10 devices).
- 3. A/D channels (11 for 64-pin devices, 15 for 80-pin devices).
- 4. I/O ports (7 bidirectional ports on 64-pin devices, 9 bidirectional ports on 80-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1 and Table 1-2.


The pinouts for all devices are listed in Table 1-3 and Table 1-4.


| ADLE 1-1. DEVICE FEATURES FOR THE FICTOFO/JTU FAMILT (04-FIN DEVICES) | | | | | | | | | | | |
|---|--|--------------------|-------------------|-------------------|-------------|--|--|--|--|--|--|
| Features | PIC18F65J10 | PIC18F65J15 | PIC18F66J10 | PIC18F66J15 | PIC18F67J10 | | | | | | |
| Operating Frequency | DC – 40 MHz | DC – 40 MHz | DC – 40 MHz | DC – 40 MHz | DC – 40 MHz | | | | | | |
| Program Memory (Bytes) | 32K | 48K | 64K | 96K | 128K | | | | | | |
| Program Memory (Instructions) | 16384 | 24576 | 32768 | 49152 | 65536 | | | | | | |
| Data Memory (Bytes) | 2048 | 2048 | 2048 | 3936 | 3936 | | | | | | |
| Interrupt Sources | 27 | | | | | | | | | | |
| I/O Ports | Ports A, B, C, D, E, F, G | | | | | | | | | | |
| Timers | 5 | | | | | | | | | | |
| Capture/Compare/PWM Modules | 2 | | | | | | | | | | |
| Enhanced Capture/ Compare/PWM Modules | 3 | | | | | | | | | | |
| Serial Communications | MSSP (2), Enhanced USART (2) | | | | | | | | | | |
| Parallel Communications (PSP) | | | Yes | | | | | | | | |
| 10-Bit Analog-to-Digital Module | | | 11 Input Channels | 6 | | | | | | | |
| Resets (and Delays) | POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST) | | | | | | | | | | |
| Instruction Set | 75 | Instructions, 83 v | vith Extended Ins | truction Set enab | led | | | | | | |
| Packages | | | 64-pin TQFP | | | | | | | | |

TABLE 1-1: DEVICE FEATURES FOR THE PIC18F87J10 FAMILY (64-PIN DEVICES)

TABLE 1-2: DEVICE FEATURES FOR THE PIC18F87J10 FAMILY (80-PIN DEVICES)

| Features | PIC18F85J10 | PIC18F85J15 | PIC18F86J10 | PIC18F86J15 | PIC18F87J10 | | | |
|--|--|--------------------|-------------------|-------------------|-------------|--|--|--|
| Operating Frequency | DC – 40 MHz | DC – 40 MHz | DC – 40 MHz | DC – 40 MHz | DC – 40 MHz | | | |
| Program Memory (Bytes) | 32K | 48K | 64K | 96K | 128K | | | |
| Program Memory (Instructions) | 16384 | 24576 | 32768 | 49152 | 65536 | | | |
| Data Memory (Bytes) | 2048 | 2048 | 2048 | 3936 | 3936 | | | |
| Interrupt Sources | 27 | | | | | | | |
| I/O Ports | Ports A, B, C, D, E, F, G, H, J | | | | | | | |
| Timers | 5 | | | | | | | |
| Capture/Compare/PWM Modules | 2 | | | | | | | |
| Enhanced Capture/ Compare/PWM Modules | 3 | | | | | | | |
| Serial Communications | MSSP (2), Enhanced USART (2) | | | | | | | |
| Parallel Communications (PSP) | Yes | | | | | | | |
| 10-Bit Analog-to-Digital Module | 15 Input Channels | | | | | | | |
| Resets (and Delays) | POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST) | | | | | | | |
| Instruction Set | 75 | Instructions, 83 v | vith Extended Ins | truction Set enab | led | | | |
| Packages | | | 80-pin TQFP | | | | | |








TABLE 1-3: PIC18F6XJ10/6XJ15 PINOUT I/O DESCRIPTIONS

| Din Nome | Pin Number | Pin | Buffer | Description |
|----------------------|---|------------|---------------|---|
| Pin Name | TQFP | Туре | Туре | Description |
| MCLR | 7 | Ι | ST | Master Clear (Reset) input. This pin is an active-low Reset to the device. |
| OSC1/CLKI OSC1 | 39 | I | ST | Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise. |
| CLKI | | Ι | CMOS | External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) |
| OSC2/CLKO OSC2 | 40 | 0 | _ | Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. |
| CLKO | | 0 | — | In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. |
| | | | | PORTA is a bidirectional I/O port. |
| RA0/AN0 | 24 | | | |
| RA0 AN0 | | I/O I | TTL Analog | Digital I/O. Analog input 0. |
| RA1/AN1 | 23 | | | |
| RA1 AN1 | | I/O I | TTL | Digital I/O. Analog input 1. |
| | | 1 | Analog | Analog input 1. |
| RA2/AN2/VREF- RA2 | 22 | I/O | TTL | Digital I/O. |
| AN2 | | 1 | Analog | Analog input 2. |
| VREF- | | I | Analog | A/D reference voltage (low) input. |
| RA3/AN3/VREF+ | 21 | | | |
| RA3 | | I/O | TTL | Digital I/O. |
| AN3 | | | Analog | Analog input 3. |
| VREF+ | | I | Analog | A/D reference voltage (high) input. |
| RA4/T0CKI RA4 | 28 | I/O | ST | Digital I/O. |
| TOCKI | | 1/0 | ST | Timer0 external clock input. |
| RA5/AN4 | 27 | | | |
| RA5 | | I/O | TTL | Digital I/O. |
| AN4 | | Ι | Analog | Analog input 4. |
| ST = I = P = | TTL compatible in Schmitt Trigger in Input Power I ² C™/SMBus inpu | put with (| CMOS leve | CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) |

Note 1: Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

| Pin Name | Pin Number | Pin | Buffer | Description | |
|--|---|-------------------------|------------------|--|--|
| Pin Name | TQFP | Туре | Туре | • | |
| | | | | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. | |
| RB0/INT0/FLT0 RB0 INT0 FLT0 | 48 | I/O I I | TTL ST ST | Digital I/O. External interrupt 0. ECCP1/2/3 Fault input. | |
| RB1/INT1 RB1 INT1 | 47 | I/O I | TTL ST | Digital I/O. External interrupt 1. | |
| RB2/INT2 RB2 INT2 | 46 | I/O I | TTL ST | Digital I/O. External interrupt 2. | |
| RB3/INT3 RB3 INT3 | 45 | I/O I | TTL ST | Digital I/O. External interrupt 3. | |
| RB4/KBI0 RB4 KBI0 | 44 | I/O I | TTL TTL | Digital I/O. Interrupt-on-change pin. | |
| RB5/KBI1 RB5 KBI1 | 43 | I/O I | TTL TTL | Digital I/O. Interrupt-on-change pin. | |
| RB6/KBI2/PGC RB6 KBI2 PGC | 42 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin. | |
| RB7/KBI3/PGD RB7 KBI3 PGD | 37 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming data pin. | |
| ST = I = P = I ² C/SMB = | TTL compatible in Schmitt Trigger in Input Power I ² C™/SMBus inpu | put with (ut buffer | | CMOS = CMOS compatible input or output els Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) | |

Note 1: Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

| Pin Name | Pin Number | Pin | Buffer | Description |
|---|------------|----------------------|----------------------------------|--|
| Pin Name | TQFP | Туре | Туре | Description |
| RC0/T1OSO/T13CKI | 30 | | | PORTC is a bidirectional I/O port. |
| RC0 T1OSO T13CKI | | I/O O I | ST — ST | Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. |
| RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 ⁽¹⁾ P2A ⁽¹⁾ | 29 | I/O I I/O O | ST CMOS ST — | Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A. |
| RC2/ECCP1/P1A RC2 ECCP1 P1A | 33 | I/O I/O O | ST ST | Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. ECCP1 PWM output A. |
| RC3/SCK1/SCL1 RC3 SCK1 SCL1 | 34 | 1/0 1/0 1/0 | ST ST I ² C/SMB | Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode. |
| RC4/SDI1/SDA1 RC4 SDI1 SDA1 | 35 | I/O I I/O | ST ST I ² C/SMB | Digital I/O. SPI data in. I ² C data I/O. |
| RC5/SDO1 RC5 SDO1 | 36 | I/O O | ST — | Digital I/O. SPI data out. |
| RC6/TX1/CK1 RC6 TX1 CK1 | 31 | I/O O I/O | ST — ST | Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1). |
| RC7/RX1/DT1 RC7 RX1 DT1 | 32 | I/O I I/O | ST ST ST | Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1). |
| ST = Sc I = Inj P = Pc | | out with (| CMOS leve | CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) |

TABLE 1-3: PIC18F6XJ10/6XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

| Pin Name | Pin Number | | | Fill Buller | | Description |
|---|------------|--------------------------|---|--|--|-------------|
| Pin Name | TQFP | Туре | Туре | Description | | |
| | | | | PORTD is a bidirectional I/O port. | | |
| RD0/PSP0 RD0 PSP0 | 58 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD1/PSP1 RD1 PSP1 | 55 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD2/PSP2 RD2 PSP2 | 54 | 1/0 1/0 | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD3/PSP3 RD3 PSP3 | 53 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD4/PSP4/SDO2 RD4 PSP4 SDO2 | 52 | I/O I/O O | ST TTL | Digital I/O. Parallel Slave Port data. SPI data out. | | |
| RD5/PSP5/SDI2/SDA2 RD5 PSP5 SDI2 SDA2 | 51 | I/O I/O I I/O | ST TTL ST I ² C/SMB | Digital I/O. Parallel Slave Port data. SPI data in. I ² C™ data I/O. | | |
| RD6/PSP6/SCK2/SCL2 RD6 PSP6 SCK2 SCL2 | 50 | I/O I/O I/O I/O | ST TTL ST I ² C/SMB | Digital I/O. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode. | | |
| RD7/PSP7/SS2 RD7 PSP7 SS2 | 49 | I/O I/O I | ST TTL TTL | Digital I/O. Parallel Slave Port data. SPI slave select input. | | |
| ST = Sc I = Inj P = Pc | | out with (| CMOS leve | CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) | | |

TABLE 1-3: PIC18F6XJ10/6XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

| Pin Name | Pin Number | Pin | Buffer | Description | | | | |
|---|------------|-----------------|----------------|---|--|--|--|--|
| Pin Name | TQFP | Туре | Туре | Description | | | | |
| | | | | PORTE is a bidirectional I/O port. | | | | |
| RE0/RD/P2D RE0 | 2 | I/O | ST | Digital I/O. | | | | |
| RD P2D | | I 0 | TTL | Read control for Parallel Slave Port. ECCP2 PWM output D. | | | | |
| RE1/WR/P2C RE1 WR P2C | 1 | I/O I O | ST TTL — | Digital I/O. Write control for Parallel Slave Port. ECCP2 PWM output C. | | | | |
| RE2/CS/P2B RE2 CS P2B | 64 | I/O I O | ST TTL — | Digital I/O. Chip select control for Parallel Slave Port. ECCP2 PWM output B. | | | | |
| RE3/P3C RE3 P3C | 63 | I/O O | ST — | Digital I/O. ECCP3 PWM output C. | | | | |
| RE4/P3B RE4 P3B | 62 | I/O O | ST — | Digital I/O. ECCP3 PWM output B. | | | | |
| RE5/P1C RE5 P1C | 61 | I/O O | ST — | Digital I/O. ECCP1 PWM output C. | | | | |
| RE6/P1B RE6 P1B | 60 | I/O O | SТ — | Digital I/O. ECCP1 PWM output B. | | | | |
| RE7/ECCP2/P2A RE7 ECCP2 ⁽²⁾ P2A ⁽²⁾ | 59 | I/O I/O O | ST ST | Digital I/O. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A. | | | | |
| Legend:TTL=TTL compatible inputCMOS=CMOS compatible input or outputST=Schmitt Trigger input with CMOS levelsAnalog=Analog inputI=InputO=OutputP=PowerOD=Open-Drain (no P diode to VDD)I ² C/SMB=I ² C TM /SMBus input bufferO= | | | | | | | | |

Note 1: Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

| Pin Number | Pin | Buffer | Description |
|------------------------------|--|--|---|
| TQFP | | | Description |
| | | | PORTF is a bidirectional I/O port. |
| 17 | | | |
| | I/O | ST | Digital I/O. |
| | I | Analog | Analog input 6. |
| | 0 | _ | Comparator 2 output. |
| 16 | | | |
| | I/O | ST | Digital I/O. |
| | I | Analog | Analog input 7. |
| | 0 | — [•] | Comparator 1 output. |
| 15 | | | |
| | I/O | ST | Digital I/O. |
| | I | Analog | Analog input 8. |
| 14 | | | |
| | I/O | ST | Digital I/O. |
| | I | Analog | Analog input 9. |
| 13 | | | |
| 10 | I/O | ST | Digital I/O. |
| | 1 | | Analog input 10. |
| | 0 | _ _ | Comparator reference voltage output. |
| 12 | | | |
| | I/O | ST | Digital I/O. |
| | I | Analog | Analog input 11. |
| 11 | | | |
| | I/O | ST | Digital I/O. |
| | I | TTL | SPI slave select input. |
| TTL compatible in | nput | • | CMOS = CMOS compatible input or output |
| | put with (| CMOS leve | |
| | | | O = Output |
| | | | OD = Open-Drain (no P diode to VDD) |
| I [∠] C™/SMBus inpt | ut buffer | | |
| | 17 16 15 14 13 12 11 TTL compatible in Schmitt Trigger in Input Power I²C™/SMBus input | 17 I/O 17 I/O 16 I/O 16 I/O 15 I/O 14 I/O 13 I/O 12 I/O 11 I/O 12 I/O 11 I/O 11 I/O 12 I/O 11 I/O 12 I/O 11 I/O 12 I/O 11 I/O 12 I/O 1 I/O 1 | IVO ST 17 I/O ST 16 I/O ST 16 I/O ST 16 I/O ST 16 I/O ST 17 I/O ST 18 I/O ST 19 I/O ST 11 I/O ST 13 I/O ST 13 I/O ST 10 ST Analog 0 I 13 I/O ST 14 I/O ST 13 I/O ST 10 ST Analog 0 I 12 I/O ST 11 I/O ST 10 ITL TTL 11 I/O ST 10 ITL TTL 11 I/O ST 10 ITL ITL |

| TABLE 1-3: | PIC18F6XJ10/6XJ15 PINOUT I/O DESCRIPTIONS (| CONTINUED) | |
|------------|---|------------|--|
| | | | |

Note 1: Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

| Din Nome | Pin Number | Pin | Buffer | Description | |
|--------------------------------------|---|-----------------|----------------|--|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTG is a bidirectional I/O port. | |
| RG0/ECCP3/P3A RG0 ECCP3 P3A | 3 | I/O I/O O | ST ST | Digital I/O. Capture 3 input/Compare 3 output/PWM 3 output. ECCP3 PWM output A. | |
| RG1/TX2/CK2 | 4 | | | | |
| RG1 TX2 CK2 | | I/O O I/O | ST — ST | Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2). | |
| RG2/RX2/DT2 RG2 RX2 DT2 | 5 | I/O I I/O | ST ST ST | Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2). | |
| RG3/CCP4/P3D RG3 CCP4 P3D | 6 | I/O I/O O | ST ST | Digital I/O. Capture 4 input/Compare 4 output/PWM 4 output. ECCP3 PWM output D. | |
| RG4/CCP5/P1D RG4 CCP5 P1D | 8 | I/O I/O O | ST ST | Digital I/O. Capture 5 input/Compare 5 output/PWM 5 output. ECCP1 PWM output D. | |
| Vss | 9, 25, 41, 56 | Р | _ | Ground reference for logic and I/O pins. | |
| Vdd | 26, 38, 57 | Р | — | Positive supply for peripheral digital logic and I/O pins. | |
| AVss | 20 | Р | — | Ground reference for analog modules. | |
| AVdd | 19 | Р | — | Positive supply for analog modules. | |
| ENVREG | 18 | I | ST | Enable for on-chip voltage regulator. | |
| VDDCORE/VCAP VDDCORE | 10 | Ρ | _ | Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled). | |
| VCAP | | Р | — | External filter capacitor connection (regulator enabled). | |
| ST = 5 I = I P = F | TL compatible in Schmitt Trigger in nput ² ower ² C™/SMBus inpu | put with (| CMOS leve | CMOS = CMOS compatible input or output els Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) | |

Note 1: Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

| Pin Name MCLR | TQFP | - | | Decerintian | |
|-------------------|---|-----------|------------------|---|--|
| MCLR | | Туре | Туре | Description | |
| | 9 | I | ST | Master Clear (Reset) input. This pin is an active-low Reset to the device. | |
| OSC1/CLKI OSC1 | 49 | I | ST | Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise. | |
| CLKI | | I | CMOS | External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) | |
| OSC2/CLKO OSC2 | 50 | ο | _ | Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. | |
| CLKO | | 0 | | In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. | |
| | | | | PORTA is a bidirectional I/O port. | |
| RA0/AN0 | 30 | | | | |
| RA0 AN0 | | I/O I | TTL Analog | Digital I/O. Analog input 0. | |
| RA1/AN1 | 29 | | | | |
| RA1 AN1 | | I/O I | TTL Analog | Digital I/O. Analog input 1. | |
| RA2/AN2/VREF- | 28 | | | | |
| RA2 AN2 | | I/O | TTL | Digital I/O. | |
| VREF- | | | Analog Analog | Analog input 2. A/D reference voltage (low) input. | |
| RA3/AN3/VREF+ | 27 | | | | |
| RA3 | | I/O | TTL | Digital I/O. | |
| AN3 Vref+ | | | Analog Analog | Analog input 3. A/D reference voltage (high) input. | |
| RA4/T0CKI | 34 | | | | |
| RA4 T0CKI | 04 | I/O I | ST ST | Digital I/O. Timer0 external clock input. | |
| RA5/AN4 | 33 | | | | |
| RA5 | | I/O | TTL | Digital I/O. | |
| AN4 | TTL compatible in | | Analog | Analog input 4. CMOS = CMOS compatible input or output | |
| ST = | TTL compatible in Schmitt Trigger inp Input | | MOS level | s Analog = Analog input O = Output | |
| | Power I ² C™/SMBus inpt | ut buffer | | OD = Open-Drain (no P diode to VDD) | |

TABLE 1-4: PIC18F8XJ10/8XJ15 PINOUT I/O DESCRIPTIONS

Default assignment for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

| Din Nome | Pin Number | Pin | Buffer | Description |
|----------------------|--------------------|-----------|------------|---|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. |
| RB0/INT0/FLT0 | 58 | | | |
| RB0 | | I/O | TTL | Digital I/O. |
| INTO FLTO | | | ST ST | External interrupt 0. ECCP1/2/3 Fault input. |
| - | | 1 | 51 | |
| RB1/INT1 | 57 | 1/0 | | |
| RB1 INT1 | | I/O | TTL ST | Digital I/O. External interrupt 1. |
| | | I | 51 | |
| RB2/INT2 | 56 | | | |
| RB2 INT2 | | I/O | TTL ST | Digital I/O. External interrupt 2. |
| | | I | 51 | |
| RB3/INT3/ECCP2/P2A | 55 | 1/0 | | |
| RB3 INT3 | | I/O | TTL ST | Digital I/O. External interrupt 3. |
| ECCP2 ⁽¹⁾ | | 1/O | ST | Capture 2 input/Compare 2 output/PWM 2 output. |
| P2A ⁽¹⁾ | | 0 | | ECCP2 PWM output A. |
| | 54 | Ũ | | |
| RB4/KBI0 RB4 | 54 | I/O | TTL | Digital I/O. |
| KBI0 | | 1/0 | TTL | Interrupt-on-change pin. |
| - | 50 | - | = | |
| RB5/KBI1 RB5 | 53 | I/O | TTL | Digital I/O. |
| KBI1 | | 1/0 | TTL | Interrupt-on-change pin. |
| | 52 | - | = | |
| RB6/KBI2/PGC RB6 | 52 | I/O | TTL | Digital I/O. |
| KBI2 | | 1/0 | TTL | Interrupt-on-change pin. |
| PGC | | I/O | ST | In-Circuit Debugger and ICSP™ programming clock pin. |
| RB7/KBI3/PGD | 47 | | | |
| RB7 | +/ | I/O | TTL | Digital I/O. |
| KBI3 | | 1 | TTL | Interrupt-on-change pin. |
| PGD | | I/O | ST | In-Circuit Debugger and ICSP™ programming data pin. |
| Legend: TTL = T | L compatible in | out | | CMOS = CMOS compatible input or output |
| | chmitt Trigger inp | | MOS levels | s Analog = Analog input |
| I = In | • | | | O = Output |
| P = Pc | | 4 1 | | OD = Open-Drain (no P diode to VDD) |
| $1^{-}C/SMB = 1^{-}$ | C™/SMBus inpu | it buffer | | |

Note 1: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

| Pin Name | Pin Number | Pin | Buffer | Description |
|---|------------|----------------------|----------------------------------|--|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTC is a bidirectional I/O port. |
| RC0/T1OSO/T13CKI RC0 T1OSO T13CKI | 36 | I/O O I | ST — ST | Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. |
| RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 ⁽²⁾ P2A ⁽²⁾ | 35 | I/O I I/O O | ST CMOS ST — | Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A. |
| RC2/ECCP1/P1A RC2 ECCP1 P1A | 43 | I/O I/O O | ST ST | Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. ECCP1 PWM output A. |
| RC3/SCK1/SCL1 RC3 SCK1 SCL1 | 44 | 1/0 1/0 1/0 | ST ST I ² C/SMB | Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode. |
| RC4/SDI1/SDA1 RC4 SDI1 SDA1 | 45 | I/O I I/O | ST ST I ² C/SMB | Digital I/O. SPI data in. I ² C data I/O. |
| RC5/SDO1 RC5 SDO1 | 46 | I/O O | ST — | Digital I/O. SPI data out. |
| RC6/TX1/CK1 RC6 TX1 CK1 | 37 | I/O O I/O | ST — ST | Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1). |
| RC7/RX1/DT1 RC7 RX1 DT1 | 38 | I/O I I/O | ST ST ST | Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1). |
| ST = Sc I = Ing P = Pc | | ut with C | MOS levels | CMOS=CMOS compatible input or outputAnalog=Analog inputO=OutputOD=Open-Drain (no P diode to VDD) |

Note 1: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

| Din Nome | Pin Number | Pin | Buffer | Description |
|--|-----------------------|---------------------------------|--|---|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTD is a bidirectional I/O port. |
| RD0/AD0/PSP0 RD0 AD0 PSP0 | 72 | I/O I/O I/O | ST TTL TTL | Digital I/O. External memory address/data 0. Parallel Slave Port data. |
| RD1/AD1/PSP1 RD1 AD1 PSP1 | 69 | I/O I/O I/O | ST TTL TTL | Digital I/O. External memory address/data 1. Parallel Slave Port data. |
| RD2/AD2/PSP2 RD2 AD2 PSP2 | 68 | I/O I/O I/O | ST TTL TTL | Digital I/O. External memory address/data 2. Parallel Slave Port data. |
| RD3/AD3/PSP3 RD3 AD3 PSP3 | 67 | I/O I/O I/O | ST TTL TTL | Digital I/O. External memory address/data 3. Parallel Slave Port data. |
| RD4/AD4/PSP4/SDO2 RD4 AD4 PSP4 SDO2 | 66 | I/O I/O I/O O | ST TTL TTL — | Digital I/O. External memory address/data 4. Parallel Slave Port data. SPI data out. |
| RD5/AD5/PSP5/ SDI2/SDA2 RD5 AD5 PSP5 SDI2 SDA2 | 65 | I/O I/O I/O I I/O | ST TTL TTL ST I ² C/SMB | Digital I/O. External memory address/data 5. Parallel Slave Port data. SPI data in. I ² C™ data I/O. |
| RD6/AD6/PSP6/ SCK2/SCL2 RD6 AD6 PSP6 SCK2 SCL2 | 64 | I/O I/O I/O I/O I/O | ST TTL TTL ST I ² C/SMB | Digital I/O. External memory address/data 6. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode. |
| RD7/AD7/PSP7/SS2 RD7 AD7 <u>PSP</u> 7 SS2 | 63 | I/O I/O I/O I | ST TTL TTL TTL | Digital I/O. External memory address/data 7. Parallel Slave Port data. SPI slave select input. |
| $ST = SC$ $I = In$ $P = PC$ $I^{2}C/SMB = I^{2}C$ | ower C™/SMBus inpu | ut with C It buffer | | CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) ration bit, CCP2MX, is cleared (Extended Microcontroller mode). |

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

| Pin Name | Pin Number | Pin | Buffer | Description |
|---|-----------------------|------------------------|-----------------------|---|
| | TQFP | Туре | Туре | Description |
| RE0/AD8/RD/P2D | 4 | | | PORTE is a bidirectional I/O port. |
| RE0 AD8 RD P2D | | I/O I/O I O | ST TTL TTL — | Digital I/O. External memory address/data 8. Read control for Parallel Slave Port. ECCP2 PWM output D. |
| RE1/AD9/WR/P2C RE1 AD9 WR P2C | 3 | I/O I/O I O | ST TTL TTL — | Digital I/O. External memory address/data 9. Write control for Parallel Slave Port. ECCP2 PWM output C. |
| RE2/AD10/ CS /P2B RE2 AD10 CS P2B | 78 | I/O I/O I O | ST TTL TTL — | Digital I/O. External memory address/data 10. Chip select control for Parallel Slave Port. ECCP2 PWM output B. |
| RE3/AD11/P3C RE3 AD11 P3C ⁽³⁾ | 77 | I/O I/O O | ST TTL | Digital I/O. External memory address/data 11. ECCP3 PWM output C. |
| RE4/AD12/P3B RE4 AD12 P3B ⁽³⁾ | 76 | I/O I/O O | ST TTL | Digital I/O. External memory address/data 12. ECCP3 PWM output B. |
| RE5/AD13/P1C RE5 AD13 P1C ⁽³⁾ | 75 | I/O I/O O | ST TTL | Digital I/O. External memory address/data 13. ECCP1 PWM output C. |
| RE6/AD14/P1B RE6 AD14 P1B ⁽³⁾ | 74 | I/O I/O O | ST TTL | Digital I/O. External memory address/data 14. ECCP1 PWM output B. |
| RE7/AD15/ECCP2/P2A RE7 AD15 ECCP2 ⁽⁴⁾ P2A ⁽⁴⁾ | 73 | I/O I/O I/O O | ST TTL ST | Digital I/O. External memory address/data 15. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A. |
| $ST = Sc$ $I = In$ $P = Pc$ $I^2C/SMB = I^2c$ | ower C™/SMBus inpu | ut with Cl | | CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) uration bit, CCP2MX, is cleared (Extended Microcontroller m |

TABLE 1-4: PIC18F8XJ10/8XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

| Die Nowe | Pin Number | Pin | Buffer | Description |
|--|--|---------------|-------------------|--|
| Pin Name | TQFP | Туре | Туре | Description |
| | | | | PORTF is a bidirectional I/O port. |
| RF1/AN6/C2OUT RF1 AN6 C2OUT | 23 | I/O I O | ST Analog — | Digital I/O. Analog input 6. Comparator 2 output. |
| RF2/AN7/C1OUT RF2 AN7 C1OUT | 18 | I/O I O | ST Analog — | Digital I/O. Analog input 7. Comparator 1 output. |
| RF3/AN8 RF3 AN8 | 17 | I/O I | ST Analog | Digital I/O. Analog input 8. |
| RF4/AN9 RF4 AN9 | 16 | I/O I | ST Analog | Digital I/O. Analog input 9. |
| RF5/AN10/CVREF RF5 AN10 CVREF | 15 | I/O I O | ST Analog — | Digital I/O. Analog input 10. Comparator reference voltage output. |
| RF6/AN11 RF6 AN11 | 14 | I/O I | ST Analog | Digital I/O. Analog input 11. |
| RF7/ <u>SS1</u> RF7 SS1 | 13 | I/O I | ST TTL | Digital I/O. SPI slave select input. |
| ST = 3 I = I P = F | TL compatible in Schmitt Trigger inp nput Power | ut with C | MOS levels | CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) |

I²C/SMB = I²C™/SMBus input buffer

Note 1: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

| Din Nome | Pin Number | Pin | Buffer | Description | |
|-------------------|-------------------|-----------|------------|--|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTG is a bidirectional I/O port. | |
| RG0/ECCP3/P3A | 5 | | | | |
| RG0 | | I/O | ST | Digital I/O. | |
| ECCP3 | | I/O | ST | Capture 3 input/Compare 3 output/PWM 3 output. | |
| P3A | | 0 | — | ECCP3 PWM output A. | |
| RG1/TX2/CK2 | 6 | | | | |
| RG1 | - | I/O | ST | Digital I/O. | |
| TX2 | | 0 | _ | EUSART2 asynchronous transmit. | |
| CK2 | | I/O | ST | EUSART2 synchronous clock (see related RX2/DT2). | |
| RG2/RX2/DT2 | 7 | | | | |
| RG2 | | I/O | ST | Digital I/O. | |
| RX2 | | I | ST | EUSART2 asynchronous receive. | |
| DT2 | | I/O | ST | EUSART2 synchronous data (see related TX2/CK2). | |
| RG3/CCP4/P3D | 8 | | | | |
| RG3 | , C | I/O | ST | Digital I/O. | |
| CCP4 | | I/O | ST | Capture 4 input/Compare 4 output/PWM 4 output. | |
| P3D | | 0 | _ | ECCP3 PWM output D. | |
| RG4/CCP5/P1D | 10 | | | | |
| RG4 | 10 | 1/0 | ST | Digital I/O. | |
| CCP5 | | 1/0 | ST | Capture 5 input/Compare 5 output/PWM 5 output. | |
| P1D | | 0 | _ | ECCP1 PWM output D. | |
| Legend: TTL = TT | L compatible in | out | 1 | CMOS = CMOS compatible input or output | |
| • | hmitt Trigger inp | | MOS levels | | |
| I = In | put | | | O = Output | |
| P = Pc | | | | OD = Open-Drain (no P diode to VDD) | |
| $I^2C/SMB = I^2($ | C™/SMBus inpu | it buffer | | | |

Note 1: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

| Pin Name | Pin Number | Pin | Buffer | Description | |
|----------------------------|--|------------|--------------|--|--|
| Pin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTH is a bidirectional I/O port. | |
| RH0/A16 | 79 | | | | |
| RH0 A16 | | 1/0 1/0 | ST TTL | Digital I/O. External memory address/data 16. | |
| RH1/A17 | 80 | | | | |
| RH1 A17 | | I/O I/O | ST TTL | Digital I/O. External memory address/data 17. | |
| RH2/A18 | 1 | | | | |
| RH2 | | I/O | ST | Digital I/O. | |
| A18 | | I/O | TTL | External memory address/data 18. | |
| RH3/A19 | 2 | 10 | от | | |
| RH3 A19 | | 1/O 1/O | ST TTL | Digital I/O. External memory address/data 19. | |
| RH4/AN12/P3C | 22 | | | | |
| RH4 | | I/O | ST | Digital I/O. | |
| AN12 P3C ⁽⁵⁾ | | 0 | Analog — | Analog input 12. ECCP3 PWM output C. | |
| RH5/AN13/P3B | 21 | | | | |
| RH5 | | I/O | ST | Digital I/O. | |
| AN13 _{P3B} (5) | | | Analog | Analog input 13. ECCP3 PWM output B. | |
| RH6/AN14/P1C | 20 | 0 | _ | | |
| RH6 | 20 | I/O | ST | Digital I/O. | |
| AN14 | | I | Analog | Analog input 14. | |
| P1C ⁽⁵⁾ | | 0 | — | ECCP1 PWM output C. | |
| RH7/AN15/P1B | 19 | | 07 | | |
| RH7 AN15 | | I/O I | ST Analog | Digital I/O. Analog input 15. | |
| P1B ⁽⁵⁾ | | 0 | | ECCP1 PWM output B. | |
| - | L compatible inp | | 1 | CMOS = CMOS compatible input or output | |
| | hmitt Trigger inpu | ut with C | MOS levels | | |
| | I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) | | | | |

TABLE 1-4: PIC18F8XJ10/8XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

P = Power I²C/SMB = I²C™/SMBus input buffer

Note 1: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

| Pin Name | Pin Number | Pin | Buffer | Description | |
|--------------------------|---|-----------|-----------|--|--|
| Fin Name | TQFP | Туре | Туре | Description | |
| | | | | PORTJ is a bidirectional I/O port. | |
| RJ0/ALE RJ0 ALE | 62 | I/O O | ST | Digital I/O. External memory address latch enable. | |
| RJ1/OE | 61 | Ũ | | | |
| RJIOE RJ1 OE | 01 | I/O O | ST — | Digital I/O. External memory output enable. | |
| RJ2/WRL RJ2 WRL | 60 | I/O O | ST — | Digital I/O. External memory write low control. | |
| RJ3/WRH RJ3 WRH | 59 | I/O O | ST — | Digital I/O. External memory write high control. | |
| RJ4/BA0 RJ4 BA0 | 39 | I/O O | ST — | Digital I/O. External memory byte address 0 control. | |
| RJ5/CE RJ5 CE | 40 | I/O O | ST — | Digital I/O External memory chip enable control. | |
| RJ6/LB RJ6 LB | 41 | I/O O | ST — | Digital I/O. External memory low byte control. | |
| RJ7/UB RJ7 UB | 42 | I/O O | ST — | Digital I/O. External memory high byte control. | |
| Vss | 11, 31, 51, 70 | Р | _ | Ground reference for logic and I/O pins. | |
| Vdd | 32, 48, 71 | Р | _ | Positive supply for peripheral digital logic and I/O pins. | |
| AVss | 26 | Р | | Ground reference for analog modules. | |
| AVdd | 25 | Р | | Positive supply for analog modules. | |
| ENVREG | 24 | | ST | Enable for on-chip voltage regulator. | |
| Vddcore/Vcap Vddcore | 12 | Ρ | _ | Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled). | |
| VCAP | | Р | _ | External filter capacitor connection (regulator enabled). | |
| ST = 5 I = I P = F | TL compatible inp Schmitt Trigger inp nput ² ower ² C™/SMBus inpu | ut with C | MOS level | CMOS = CMOS compatible input or output s Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) | |

TABLE 1-4: PIC18F8XJ10/8XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

 $I^2C/SMB = I^2C^{TM}/SMBus$ input buffer

Note 1: Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18FJ MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18F87J10 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG (if implemented) and VCAP/VDDCORE pins (see Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")


Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 μ F, 20V ceramic

C7: 10 $\mu\text{F},\,6.3\text{V}$ or greater, tantalum or ceramic

R1: 10 kΩ

R2: 100 Ω to 470 Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)" for explanation of ENVREG pin connections.
 - 2: The example shown is for a PIC18FJ device with five VDD/VSs and AVDD/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)

The on-chip voltage regulator enable pin, ENVREG, must always be connected directly to either a supply voltage or to ground. Tying ENVREG to VDD enables the regulator, while tying it to ground disables the regulator. Refer to **Section 24.3 "On-Chip Voltage Regulator"** for details on connecting and using the on-chip regulator.


When the regulator is enabled, a low-ESR (<5 Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10 μ F, 6.3V) or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 27.0 "Electrical Characteristics"** for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 27.0 "Electrical Characteristics"** for information on VDD and VDDCORE.

Note that the "LF" versions of some low pin count PIC18FJ parts (e.g., the PIC18LF45J10) do not have the ENVREG pin. These devices are provided with the voltage regulator permanently disabled; they must always be provided with a supply voltage on the VDDCORE pin.





2.5 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGC/PGD pins) programmed into the device matches the physical connections for the ICSP to the MPLAB[®] ICD 2, MPLAB ICD 3 or REAL ICE[™] emulator.

For more information on the ICD 2, ICD 3 and REAL ICE emulator connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" (DS51331)
- *"Using MPLAB[®] ICD 2"* (poster) (DS51265)
- *"MPLAB[®] ICD 2 Design Advisory"* (DS51566)
- "Using MPLAB[®] ICD 3" (poster) (DS51765)
- "MPLAB[®] ICD 3 Design Advisory" (DS51764)
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" (DS51616)
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) (DS51749)

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 3.0 "Oscillator Configurations**" for details).


The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-4.

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

3.0 OSCILLATOR CONFIGURATIONS

3.1 Oscillator Types

The PIC18F87J10 family of devices can be operated in five different oscillator modes:

- 1. HS High-Speed Crystal/Resonator
- 2. HSPLL High-Speed Crystal/Resonator with Software PLL Control
- 3. EC External Clock with Fosc/4 Output
- 4. ECPLL External Clock with Software PLL Control
- 5. INTRC Internal 31 kHz Oscillator

Four of these are selected by the user by programming the FOSC<2:0> Configuration bits. The fifth mode (INTRC) may be invoked under software control; it can also be configured as the default mode on device Resets.

3.2 Crystal Oscillator/Ceramic Resonators (HS Modes)

In HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 3-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (HS OR HSPLL CONFIGURATION)




TABLE 3-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

| г | Typical Capacitor Values Used: | | | | | | |
|------|--------------------------------|----------------|----------------|--|--|--|--|
| Mode | Freq. | OSC1 | OSC2 | | | | |
| HS | 8.0 MHz 16.0 MHz | 27 pF 22 pF | 27 pF 22 pF | | | | |

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These values are not optimized**.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 3-2 for additional information.

| Resonators Used: |
|------------------|
| 4.0 MHz |
| 8.0 MHz |
| 16.0 MHz |

TABLE 3-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

| Osc Type | Crystal Freq. | Typical Capacitor Values Tested: | | |
|----------|------------------|-------------------------------------|-------|--|
| | Fled. | C1 | C2 | |
| HS | 4 MHz | 27 pF | 27 pF | |
| | 8 MHz | 22 pF | 22 pF | |
| | 20 MHz | 15 pF | 15 pF | |

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

| Crystals Used: |
|----------------|
| 4 MHz |
| 8 MHz |
| 20 MHz |


- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - Rs may be required to avoid overdriving crystals with low drive level specification.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

3.3 External Clock Input (EC Modes)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-2 shows the pin connections for the EC Oscillator mode.


FIGURE 3-2: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-3. In this configuration, the divide-by-4 output on OSC2 is not available.

FIGURE 3-3:

EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




3.4 PLL Frequency Multiplier

A Phase Locked Loop (PLL) circuit is provided as an option for users who want to use a lower frequency oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals, or users who require higher clock speeds from an internal oscillator. For these reasons, the HSPLL and ECPLL modes are available.

The HSPLL and ECPLL modes provide the ability to selectively run the device at 4 times the external oscillating source to produce frequencies up to 40 MHz. The PLL is enabled by setting the PLLEN bit in the OSCTUNE register (Register 3-1).

FIGURE 3-4: PLL BLOCK DIAGRAM



REGISTER 3-1: OSCTUNE: PLL CONTROL REGISTER

| U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------|----------------------|-----|-----|-----|-----|-----|-------|
| — | PLLEN ⁽¹⁾ | | | — | — | | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | Unimplemented: Read as '0' |
|-------|----------------------------|
|-------|----------------------------|

bit 6 PLLEN: Frequency Multiplier PLL Enable bit⁽¹⁾

```
1 = PLL enabled
```

0 = PLL disabled

bit 5-0 Unimplemented: Read as '0'

Note 1: Available only for ECPLL and HSPLL oscillator configurations; otherwise, this bit is unavailable and read as '0'.

3.5 Internal Oscillator Block

The PIC18F87J10 family of devices includes an internal oscillator source (INTRC) which provides a nominal 31 kHz output. The INTRC is enabled on device power-up and clocks the device during its configuration cycle until it enters operating mode. INTRC is also enabled if it is selected as the device clock source or if any of the following are enabled:

- · Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 24.0 "Special Features of the CPU".

The INTRC can also be optionally configured as the default clock source on device start-up by setting the FOSC2 Configuration bit. This is discussed in **Section 3.6.1 "Oscillator Control Register"**.

3.6 Clock Sources and Oscillator Switching

The PIC18F87J10 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. PIC18F87J10 family devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- · Secondary oscillators
- · Internal oscillator

The **primary oscillators** include the External Crystal and Resonator modes and the External Clock modes. The particular mode is defined by the FOSC<2:0> Configuration bits. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F87J10 family devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a real-time clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T10S0/T13CKI and RC1/T10SI pins. Loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 13.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F87J10 family devices are shown in Figure 3-5. See **Section 24.0 "Special Features of the CPU"** for Configuration register details.




FIGURE 3-5: PIC18F87J10 FAMILY CLOCK DIAGRAM

3.6.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 3-2) controls several aspects of the device clock's operation, both in full-power operation and in power-managed modes.

The System Clock Select bits, SCS<1:0>, select the clock source. The available clock sources are the primary clock (defined by the FOSC<2:0> Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator. The clock source changes after one or more of the bits are written to, following a brief clock transition interval.

The OSTS (OSCCON<3>) and T1RUN (T1CON<6>) bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer (OST) has timed out and the primary clock is providing the device clock in primary clock modes. The T1RUN bit indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these bits will be set at any time. If neither of these bits are set, the INTRC is providing the clock, or the internal oscillator has just started and is not yet stable.

The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0** "Power-Managed Modes".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.

3.6.1.1 System Clock Selection and the FOSC2 Configuration Bit

The SCS bits are cleared on all forms of Reset. In the device's default configuration, this means the primary oscillator defined by FOSC<1:0> (that is, one of the HC or EC modes) is used as the primary clock source on device Resets.

The default clock configuration on Reset can be changed with the FOSC2 Configuration bit. The effect of this bit is to set the clock source selected when SCS<1:0> = 00. When FOSC2 = 1 (default), the oscillator source defined by FOSC<1:0> is selected whenever SCS<1:0> = 00. When FOSC2 = 0, the INTRC oscillator is selected whenever SCS<1:2> = 00. Because the SCS bits are cleared on Reset, the FOSC2 setting also changes the default oscillator mode on Reset.

Regardless of the setting of FOSC2, INTRC will always be enabled on device power-up. It will serve as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSC Configuration bits are read and the oscillator selection of the operational mode is made.

Note that either the primary clock or the internal oscillator will have two bit setting options, at any given time, depending on the setting of FOSC2.

3.6.2 OSCILLATOR TRANSITIONS

PIC18F87J10 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 4.1.2 "Entering Power-Managed Modes"**.

| R/W-0 | U-0 | U-0 | U-0 | R-q ⁽¹⁾ | U-0 | R/W-0 | R/W-0 | | | | |
|-------------------------|----------------------------------|------------------------|---------------|----------------------|--------------------|-----------------|-------|--|--|--|--|
| IDLEN | — | — | - | OSTS | — | SCS1 | SCS0 | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | | q = Value dete | ermined by c | onfiguration | | | | | | | |
| R = Reada | ble bit | W = Writable I | bit | U = Unimple | mented bit, read | d as '0' | | | | | |
| -n = Value | at POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | iown | | | | |
| | | | | | | | | | | | |
| bit 7 | IDLEN: Idle E | Enable bit | | | | | | | | | |
| | 1 = Device e | nters Idle mode | on Sleep ii | nstruction | | | | | | | |
| | 0 = Device e | nters Sleep mo | de on SLEEF | e instruction | | | | | | | |
| bit 6-4 | Unimplemen | ted: Read as ' |)' | | | | | | | | |
| bit 3 | OSTS: Oscilla | ator Start-up Tir | ne-out Statu | s bit ⁽¹⁾ | | | | | | | |
| | | | | | ary oscillator is | | | | | | |
| | 0 = Oscillato | r Start-up Timer | time-out is r | running; primar | y oscillator is no | ot ready | | | | | |
| bit 2 | Unimplemen | ted: Read as ' |)' | | | | | | | | |
| bit 1-0 | SCS<1:0>: S | ystem Clock Se | elect bits | | | | | | | | |
| | 11 = Internal | | | | | | | | | | |
| 10 = Primary oscillator | | | | | | | | | | | |
| | | 01 = Timer1 oscillator | | | | | | | | | |
| | <u>When FOSC</u> 00 = Primary | | | | | | | | | | |
| | When FOSC | | | | | | | | | | |
| | 00 = Internal | | | | | | | | | | |
| | | | | | | | | | | | |

REGISTER 3-2: OSCCON: OSCILLATOR CONTROL REGISTER

Note 1: The Reset value is '0' when HS mode and Two-Speed Start-up are both enabled; otherwise, it is '1'.

3.7 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In RC_RUN and RC_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 24.2 "Watchdog Timer (WDT)" through Section 24.5 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up).

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 27.2 "DC Characteristics: Power-Down and Supply Current".

3.8 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 5.5 "Power-up Timer (PWRT)"**.

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 27-12). It is always enabled.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval, TCSD (parameter 38, Table 27-12), following POR, while the controller becomes ready to execute instructions.

 TABLE 3-3:
 OSC1 AND OSC2 PIN STATES IN SLEEP MODE

| Oscillator Mode | OSC1 Pin | OSC2 Pin |
|-----------------|---|---|
| EC, ECPLL | Floating, pulled by external clock | At logic low (clock/4 output) |
| HS, HSPLL | Feedback inverter disabled at quiescent voltage level | Feedback inverter disabled at quiescent voltage level |

Note: See Table 5-2 in Section 5.0 "Reset" for time-outs due to Sleep and MCLR Reset.

NOTES:

4.0 POWER-MANAGED MODES

The PIC18F87J10 family devices provide the ability to manage power consumption by simply managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. For the sake of managing power in an application, there are three primary modes of operation:

- Run mode
- Idle mode
- · Sleep mode

These modes define which portions of the device are clocked and at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PIC[®] devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

4.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and which clock source is to be used. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 4-1.

4.1.1 CLOCK SOURCES

The SCS<1:0> bits allow the selection of one of three clock sources for power-managed modes. They are:

- The primary clock, as defined by the FOSC<2:0> Configuration bits
- The secondary clock (Timer1 oscillator)
- The internal oscillator

4.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in **Section 4.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

| Mada | oscco | N Bits<7,1:0> | Modul | e Clocking | Available Cleak and Oscillator Source | | |
|----------|----------------------|---------------|---------|-------------|--|--|--|
| Mode | IDLEN ⁽¹⁾ | SCS<1:0> | CPU | Peripherals | Available Clock and Oscillator Source | | |
| Sleep | 0 | N/A | Off | Off | None – All clocks are disabled | | |
| PRI_RUN | N/A | 10 | Clocked | Clocked | Primary – HS, EC, HSPLL, ECPLL; this is the normal full-power execution mode. | | |
| SEC_RUN | N/A | 01 | Clocked | Clocked | Secondary – Timer1 Oscillator | | |
| RC_RUN | N/A | 11 | Clocked | Clocked | Internal Oscillator | | |
| PRI_IDLE | 1 | 10 | Off | Clocked | Primary – HS, EC, HSPLL, ECPLL | | |
| SEC_IDLE | 1 | 01 | Off | Clocked | Secondary – Timer1 Oscillator | | |
| RC_IDLE | 1 | 11 | Off | Clocked | Internal Oscillator | | |

TABLE 4-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the **SLEEP** instruction is executed.

4.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Two bits indicate the current clock source and its status: OSTS (OSCCON<3>) and T1RUN (T1CON<6>). In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If neither of these bits is set, INTRC is clocking the device.

Note: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

4.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

4.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

4.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full-power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see **Section 24.4 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. (see **Section 3.6.1 "Oscillator Control Register"**).


4.2.2 SEC_RUN MODE


The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high-accuracy clock source.

SEC_RUN mode is entered by setting the SCS<1:0> bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 4-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS<1:0> bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result. On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 4-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.









4.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator; the primary clock is shut down. This mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

This mode is entered by setting the SCS bits to '11'. When the clock source is switched to the INTRC (see Figure 4-3), the primary oscillator is shut down and the OSTS bit is cleared.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTRC while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 4-4). When the clock switch is complete, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.





4.3 Sleep Mode

The power-managed Sleep mode is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 4-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS<1:0> bits becomes ready (see Figure 4-6), or it will be clocked from the internal oscillator if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 24.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

4.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS<1:0> bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 27-12) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.

FIGURE 4-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE

| | | | | |) r | - |
|----------|-------------|-------|---|---|---|---|
| 1 | I I | | 1 1 | 1 1 | · · | |
| 1 | 1 | | 1 1 1 | 1 1 1 | · · · | |
| 1 | I I | 1 | 1 | 1 | · · | |
| 1 | 1 1 1 | | | | · · · | |
| 1 | ı | L | ı ı | ı ı | · · | |
| <u> </u> | | I | | | · · | |
| | | | 1 1 1 1 1 1 | I I I I I I | 1 1 1 1 1 1 1 1 | |





4.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set the SCS bits to '10' and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<1:0> Configuration bits. The OSTS bit remains set (see Figure 4-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD, is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-8).

4.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS<1:0> to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 4-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 4-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE Q1 Q2 Q3 Q4 Q1 OSC1 Q2 Q3 Q4 Q1 Q1





FIGURE 4-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



4.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then clear the SCS bits and execute SLEEP. When the clock source is switched to the INTRC, the primary oscillator is shut down and the OSTS bit is cleared.

When a wake event occurs, the peripherals continue to be clocked from the INTRC. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTRC. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

4.5 Exiting Idle and Sleep Modes

An exit from Sleep mode, or any of the Idle modes, is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes sections (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

4.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode, to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 10.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

4.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 24.2 "Watchdog Timer (WDT)").

The Watchdog Timer and postscaler are cleared by one of the following events:

- executing a SLEEP or CLRWDT instruction
- the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled)
- 4.5.3 EXIT BY RESET

Exiting an Idle or Sleep mode by Reset automatically forces the device to run from the INTRC.

4.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped; and
- the primary clock source is either the EC or ECPLL mode.

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (EC). However, a fixed delay of interval, TCSD, following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

NOTES:

5.0 RESET

The PIC18F87J10 family of devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 6.1.6.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 24.2 "Watchdog Timer (WDT)".


A simplified block diagram of the on-chip Reset circuit is shown in Figure 5-1.

5.1 RCON Register

Device Reset events are tracked through the RCON register (Register). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 5.6 "Reset State of Registers"**.

The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in **Section 10.0 "Interrupts"**.

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



| R/W-0 | U-0 | U-0 | R/W-1 | R-1 | R-1 | R/W-0 | R/W-0 |
|--------------|--|-------------------------------------|--------------------------|-------------------|------------------|------------------|-----------------|
| IPEN | _ | _ | RI | TO | PD | POR | BOR |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | ole bit | W = Writable I | bit | U = Unimpler | mented bit, read | d as '0' | |
| -n = Value a | It POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| bit 7 | IPEN: Interrup | ot Priority Enab | le bit | | | | |
| | | iority levels on | | | | | |
| | 0 = Disable p | iority levels on | interrupts (P | IC16CXXX Cor | mpatibility mode | e) | |
| bit 6-5 | Unimplemen | ted: Read as 'o |)' | | | | |
| bit 4 | RI: RESET INS | truction Flag bi | t | | | | |
| | 1 = The RESE | T instruction w | as not execu | uted (set by firm | ware only) | | |
| | | | | d causing a de | vice Reset (mu | ust be set in so | oftware after a |
| | | it Reset occurs | , | | | | |
| bit 3 | | g Time-out Flag | | | | | |
| | | | | or SLEEP instr | uction | | |
| | | me-out occurre | | | | | |
| bit 2 | | own Detection I | 0 | | | | |
| | | wer-up or by th ecution of the s | | | | | |
| bit 1 | | on Reset Status | | Clion | | | |
| | | | | (set by firmware | | | |
| | | | | | | -on Reset occu | rs) |
| bit 0 | | out Reset Statu | | | | | , |
| | | | | (set by firmwar | e onlv) | | |
| | | | | | | n-out Reset occ | urs) |
| | | | | | | | |
| | It is recommended Power-on Resets | | | er a Power-on F | Reset has been | detected, so th | at subsequent |
| | If the on-chip volta BOR" for more in | | disabled, \overline{B} | OR remains '0' | at all times. S | ee Section 5.4 | .1 "Detecting |

REGISTER 5-1: RCON: RESET CONTROL REGISTER

3: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after a Power-on Reset.

5.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering a hard external Reset of the device. A Reset is generated by holding the pin low. PIC18 extended microcontroller devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

5.3 Power-on Reset (POR)

A Power-on Reset condition is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 5-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the $\overrightarrow{\text{POR}}$ bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.


5.4 Brown-out Reset (BOR)

The PIC18F87J10 family of devices incorporate a simple BOR function when the internal regulator is enabled (ENVREG pin is tied to VDD). Any drop of VDD below VBOR (parameter D005) for greater than time TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

Once a BOR has occurred, the Power-up Timer will keep the chip in Reset for TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

FIGURE 5-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



5.4.1 DETECTING BOR

The BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. If BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

If the voltage regulator is disabled, Brown-out Reset functionality is disabled. In this case, the $\overline{\text{BOR}}$ bit cannot be used to determine a BOR event. The $\overline{\text{BOR}}$ bit is still cleared by a POR event.

5.5 Power-up Timer (PWRT)

PIC18F87J10 family devices incorporate an on-chip Power-up Timer (PWRT) to help regulate the Power-on Reset process. The PWRT is always enabled. The main function is to ensure that the device voltage is stable before code is executed.

The Power-up Timer (PWRT) of the PIC18F87J10 family devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of $2048 \times 32 \ \mu s = 65.6 \ ms$. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 for details.

5.5.1 TIME-OUT SEQUENCE

If enabled, the PWRT time-out is invoked after the POR pulse has cleared. The total time-out will vary based on the status of the PWRT. Figure 5-3, Figure 5-4, Figure 5-5 and Figure 5-6 all depict time-out sequences on power-up with the Power-up Timer enabled.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the PWRT will expire. Bringing MCLR high will begin execution immediately (Figure 5-5). This is useful for testing purposes, or to synchronize more than one PIC18FXXXX device operating in parallel.

FIGURE 5-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)





FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1







FIGURE 5-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



5.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 5-1. These bits are used in software to determine the nature of the Reset.

Table 5-2 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

| TABLE 5-1: | STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR |
|------------|--|
| | RCON REGISTER |

| Condition | Program | | RC | STKPTR Register | | | | |
|--|------------------------|----|----|-----------------|-----|-----|--------|--------|
| Condition | Counter ⁽¹⁾ | RI | то | PD | POR | BOR | STKFUL | STKUNF |
| Power-on Reset | 0000h | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| RESET Instruction | 0000h | 0 | u | u | u | u | u | u |
| Brown-out | 0000h | 1 | 1 | 1 | u | 0 | u | u |
| MCLR during power-managed Run modes | 0000h | u | 1 | u | u | u | u | u |
| MCLR during power-managed Idle modes and Sleep mode | 0000h | u | 1 | 0 | u | u | u | u |
| WDT time-out during full-power or power-managed Run modes | 0000h | u | 0 | u | u | u | u | u |
| MCLR during full-power execution | 0000h | u | u | u | u | u | u | u |
| Stack Full Reset (STVREN = 1) | 0000h | u | u | u | u | u | 1 | u |
| Stack Underflow Reset (STVREN = 1) | 0000h | u | u | u | u | u | u | 1 |
| Stack Underflow Error (not an actual Reset, STVREN = 0) | 0000h | u | u | u | u | u | u | 1 |
| WDT time-out during power-managed Idle or Sleep modes | PC + 2 | u | 0 | 0 | u | u | u | u |
| Interrupt exit from power-managed modes | PC + 2 | u | u | 0 | u | u | u | u |

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0008h or 0018h).

| TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS | | | | | | | |
|--|------------------------|------------------------------------|---|---------------------------------|--|--|--|
| Register | Applicable Devices | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset RESET Instruction Stack Resets | Wake-up via WDT or Interrupt | | | |
| TOSU | PIC18F6XJ1X PIC18F8XJ1 | X 0 0000 | 0 0000 | 0 uuuu (1) | | | |
| TOSH | PIC18F6XJ1X PIC18F8XJ1 | × 0000 0000 | 0000 0000 | uuuu uuuu (1) | | | |
| TOSL | PIC18F6XJ1X PIC18F8XJ1 | × 0000 0000 | 0000 0000 | uuuu uuuu (1) | | | |
| STKPTR | PIC18F6XJ1X PIC18F8XJ1 | X 00-0 0000 | uu-0 0000 | uu-u uuuu (1) | | | |
| PCLATU | PIC18F6XJ1X PIC18F8XJ1 | X0 0000 | 0 0000 | u uuuu | | | |
| PCLATH | PIC18F6XJ1X PIC18F8XJ1 | × 0000 0000 | 0000 0000 | uuuu uuuu | | | |
| PCL | PIC18F6XJ1X PIC18F8XJ1 | × 0000 0000 | 0000 0000 | PC + 2 ⁽²⁾ | | | |
| TBLPTRU | PIC18F6XJ1X PIC18F8XJ1 | X00 0000 | 00 0000 | uu uuuu | | | |
| TBLPTRH | PIC18F6XJ1X PIC18F8XJ1 | × 0000 0000 | 0000 0000 | սսսս սսսս | | | |
| TBLPTRL | PIC18F6XJ1X PIC18F8XJ1 | × 0000 0000 | 0000 0000 | սսսս սսսս | | | |
| TABLAT | PIC18F6XJ1X PIC18F8XJ1 | × 0000 0000 | 0000 0000 | սսսս սսսս | | | |
| PRODH | PIC18F6XJ1X PIC18F8XJ1 | X XXXX XXXX | սսսս սսսս | սսսս սսսս | | | |
| PRODL | PIC18F6XJ1X PIC18F8XJ1 | X XXXX XXXX | սսսս սսսս | սսսս սսսս | | | |
| INTCON | PIC18F6XJ1X PIC18F8XJ1 | X 0000 000x | 0000 000u | uuuu uuuu ⁽³⁾ | | | |
| INTCON2 | PIC18F6XJ1X PIC18F8XJ1 | X 1111 1111 | 1111 1111 | uuuu uuuu ⁽³⁾ | | | |
| INTCON3 | PIC18F6XJ1X PIC18F8XJ1 | X 1100 0000 | 1100 0000 | uuuu uuuu ⁽³⁾ | | | |
| INDF0 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| POSTINC0 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| POSTDEC0 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| PREINC0 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| PLUSW0 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| FSR0H | PIC18F6XJ1X PIC18F8XJ1 | X xxxx | uuuu | uuuu | | | |
| FSR0L | PIC18F6XJ1X PIC18F8XJ1 | X XXXX XXXX | սսսս սսսս | սսսս սսսս | | | |
| WREG | PIC18F6XJ1X PIC18F8XJ1 | X XXXX XXXX | սսսս սսսս | սսսս սսսս | | | |
| INDF1 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| POSTINC1 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| POSTDEC1 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| PREINC1 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| PLUSW1 | PIC18F6XJ1X PIC18F8XJ1 | X N/A | N/A | N/A | | | |
| FSR1H | PIC18F6XJ1X PIC18F8XJ1 | X xxxx | uuuu | uuuu | | | |
| FSR1L | PIC18F6XJ1X PIC18F8XJ1 | X xxxx xxxx | սսսս սսսս | սսսս սսսս | | | |
| BSR | PIC18F6XJ1X PIC18F8XJ1 | x 0000 | 0000 | uuuu | | | |

| TABLE 5-2: | INITIALIZATION CONDITIONS FOR ALL REGISTERS |
|------------|---|
|------------|---|

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for Reset value for specific condition.

| TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) | | | | | | |
|--|-------------------------|------------------------------------|---|---------------------------------|--|--|
| Register | Applicable Devices | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset RESET Instruction Stack Resets | Wake-up via WDT or Interrupt | | |
| INDF2 | PIC18F6XJ1X PIC18F8XJ1 | K N/A | N/A | N/A | | |
| POSTINC2 | PIC18F6XJ1X PIC18F8XJ1 | K N/A | N/A | N/A | | |
| POSTDEC2 | PIC18F6XJ1X PIC18F8XJ12 | K N/A | N/A | N/A | | |
| PREINC2 | PIC18F6XJ1X PIC18F8XJ1X | K N/A | N/A | N/A | | |
| PLUSW2 | PIC18F6XJ1X PIC18F8XJ1 | K N/A | N/A | N/A | | |
| FSR2H | PIC18F6XJ1X PIC18F8XJ1 | | uuuu | uuuu | | |
| FSR2L | PIC18F6XJ1X PIC18F8XJ1 | X XXXX XXXX | uuuu uuuu | uuuu uuuu | | |
| STATUS | PIC18F6XJ1X PIC18F8XJ1 | (x xxxx | u uuuu | u uuuu | | |
| TMR0H | PIC18F6XJ1X PIC18F8XJ1 | (0000 0000 | 0000 0000 | uuuu uuuu | | |
| TMR0L | PIC18F6XJ1X PIC18F8XJ1X | X XXXX XXXX | սսսս սսսս | uuuu uuuu | | |
| TOCON | PIC18F6XJ1X PIC18F8XJ1 | (1111 1111 | 1111 1111 | uuuu uuuu | | |
| OSCCON | PIC18F6XJ1X PIC18F8XJ1 | (0 q-00 | 0 q-00 | u q-uu | | |
| WDTCON | PIC18F6XJ1X PIC18F8XJ1X | (0 | 0 | u | | |
| RCON ⁽⁴⁾ | PIC18F6XJ1X PIC18F8XJ1X | (01 1100 | 0q qquu | uu qquu | | |
| TMR1H | PIC18F6XJ1X PIC18F8XJ1X | | uuuu uuuu | uuuu uuuu | | |
| TMR1L | PIC18F6XJ1X PIC18F8XJ1X | | uuuu uuuu | uuuu uuuu | | |
| T1CON | PIC18F6XJ1X PIC18F8XJ1X | K 0000 0000 | u0uu uuuu | uuuu uuuu | | |
| TMR2 | PIC18F6XJ1X PIC18F8XJ1X | K 0000 0000 | 0000 0000 | uuuu uuuu | | |
| PR2 | PIC18F6XJ1X PIC18F8XJ1X | 1111 1111 | 1111 1111 | 1111 1111 | | |
| T2CON | PIC18F6XJ1X PIC18F8XJ1X | (-000 0000 | -000 0000 | -uuu uuuu | | |
| SSP1BUF | PIC18F6XJ1X PIC18F8XJ1X | | սսսս սսսս | uuuu uuuu | | |
| SSP1ADD | PIC18F6XJ1X PIC18F8XJ1X | K 0000 0000 | 0000 0000 | นนนน นนนน | | |
| SSP1STAT | PIC18F6XJ1X PIC18F8XJ1X | K 0000 0000 | 0000 0000 | սսսս սսսս | | |
| SSP1CON1 | PIC18F6XJ1X PIC18F8XJ1X | K 0000 0000 | 0000 0000 | uuuu uuuu | | |
| SSP1CON2 | PIC18F6XJ1X PIC18F8XJ1X | K 0000 0000 | 0000 0000 | սսսս սսսս | | |
| ADRESH | PIC18F6XJ1X PIC18F8XJ1X | | սսսս սսսս | սսսս սսսս | | |
| ADRESL | PIC18F6XJ1X PIC18F8XJ1X | | սսսս սսսս | uuuu uuuu | | |
| ADCON0 | PIC18F6XJ1X PIC18F8XJ1X | (0-00 0000 | 0-00 0000 | u-uu uuuu | | |
| ADCON1 | PIC18F6XJ1X PIC18F8XJ1X | 00 0000 | 00 0000 | uu uuuu | | |
| ADCON2 | PIC18F6XJ1X PIC18F8XJ1X | (0-00 0000 | 0-00 0000 | u-uu uuuu | | |

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for Reset value for specific condition.

| TABLE 5-2: | INITIALIZATION CON | DITIONS FOR ALL RI | | יבט) |
|------------|-----------------------|------------------------------------|---|---------------------------------|
| Register | Applicable Devices | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset RESET Instruction Stack Resets | Wake-up via WDT or Interrupt |
| CCPR1H | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR1L | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP1CON | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu |
| CCPR2H | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR2L | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | սսսս սսսս | uuuu uuuu |
| CCP2CON | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu |
| CCPR3H | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR3L | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP3CON | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | นนนน นนนน |
| ECCP1AS | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu |
| CVRCON | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu |
| CMCON | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0111 | 0000 0111 | uuuu uuuu |
| TMR3H | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TMR3L | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | uuuu uuuu | uuuu uuuu |
| T3CON | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | uuuu uuuu | uuuu uuuu |
| PSPCON | PIC18F6XJ1X PIC18F8XJ | 1X 0000 | 0000 | uuuu |
| SPBRG1 | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu |
| RCREG1 | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu |
| TXREG1 | PIC18F6XJ1X PIC18F8XJ | 1X xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TXSTA1 | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0010 | 0000 0010 | uuuu uuuu |
| RCSTA1 | PIC18F6XJ1X PIC18F8XJ | 1X 0000 000x | 0000 000x | uuuu uuuu |
| EECON2 | PIC18F6XJ1X PIC18F8XJ | 1X | | |
| EECON1 | PIC18F6XJ1X PIC18F8XJ | 1X0 x00- | 0 u00- | 0 u00- |
| IPR3 | PIC18F6XJ1X PIC18F8XJ | 1X 1111 1111 | 1111 1111 | uuuu uuuu |
| PIR3 | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu ⁽³⁾ |
| PIE3 | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | սսսս սսսս |
| IPR2 | PIC18F6XJ1X PIC18F8XJ | 1X 11 1-11 | 11 1-11 | uu u-uu |
| PIR2 | PIC18F6XJ1X PIC18F8XJ | 1X 00 0-00 | 00 0-00 | uu u-uu (3) |
| PIE2 | PIC18F6XJ1X PIC18F8XJ | 1X 00 0-00 | 00 0-00 | uu u-uu |
| IPR1 | PIC18F6XJ1X PIC18F8XJ | 1X 1111 1111 | 1111 1111 | uuuu uuuu |
| PIR1 | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu ⁽³⁾ |
| PIE1 | PIC18F6XJ1X PIC18F8XJ | 1X 0000 0000 | 0000 0000 | uuuu uuuu |
| MEMCON | PIC18F6XJ1X PIC18F8XJ | 1X 0-0000 | 0-0000 | u-uuuu |
| OSCTUNE | PIC18F6XJ1X PIC18F8XJ | 1X -0 | -0 | -u |

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- **4:** See Table 5-1 for Reset value for specific condition.

| Register | Applicable Devices | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset RESET Instruction Stack Resets | Wake-up via WDT or Interrupt |
|----------|-------------------------|------------------------------------|---|---------------------------------|
| TRISJ | PIC18F6XJ1X PIC18F8XJ1X | 1111 1111 | 1111 1111 | սսսս սսսս |
| TRISH | PIC18F6XJ1X PIC18F8XJ1X | 1111 1111 | 1111 1111 | սսսս սսսս |
| TRISG | PIC18F6XJ1X PIC18F8XJ1X | 1 1111 | 1 1111 | u uuuu |
| TRISF | PIC18F6XJ1X PIC18F8XJ1X | 1111 111- | 1111 111- | uuuu uuu- |
| TRISE | PIC18F6XJ1X PIC18F8XJ1X | 1111 1111 | 1111 1111 | սսսս սսսս |
| TRISD | PIC18F6XJ1X PIC18F8XJ1X | 1111 1111 | 1111 1111 | սսսս սսսս |
| TRISC | PIC18F6XJ1X PIC18F8XJ1X | 1111 1111 | 1111 1111 | սսսս սսսս |
| TRISB | PIC18F6XJ1X PIC18F8XJ1X | 1111 1111 | 1111 1111 | սսսս սսսս |
| TRISA | PIC18F6XJ1X PIC18F8XJ1X | 11 1111 | 11 1111 | uu uuuu |
| LATJ | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | นนนน นนนน | սսսս սսսս |
| LATH | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| LATG | PIC18F6XJ1X PIC18F8XJ1X | x xxxx | u uuuu | u uuuu |
| LATF | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXX- | uuuu uuu- | uuuu uuu- |
| LATE | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | นนนน นนนน | սսսս սսսս |
| LATD | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | นนนน นนนน | սսսս սսսս |
| LATC | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | นนนน นนนน | นนนน นนนน |
| LATB | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| LATA | PIC18F6XJ1X PIC18F8XJ1X | xx xxxx | uu uuuu | uu uuuu |
| PORTJ | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| PORTH | PIC18F6XJ1X PIC18F8XJ1X | 0000 xxxx | uuuu uuuu | սսսս սսսս |
| PORTG | PIC18F6XJ1X PIC18F8XJ1X | 111x xxxx | 111u uuuu | սսսս սսսս |
| PORTF | PIC18F6XJ1X PIC18F8XJ1X | x000 000- | x000 000- | uuuu uuu- |
| PORTE | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| PORTD | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| PORTC | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| PORTB | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| PORTA | PIC18F6XJ1X PIC18F8XJ1X | 0x 0000 | 0u 0000 | uu uuuu |
| SPBRGH1 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | uuuu uuuu |
| BAUDCON1 | PIC18F6XJ1X PIC18F8XJ1X | 01-0 0-00 | 01-0 0-00 | uu-u u-uu |
| SPBRG2 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | uuuu uuuu |
| BAUDCON2 | PIC18F6XJ1X PIC18F8XJ1X | 01-0 0-00 | 01-0 0-00 | uu-u u-uu |

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for Reset value for specific condition.

| TABLE 5-2: | 2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) | | | | |
|------------|--|------------------------------------|---|---------------------------------|--|
| Register | Applicable Devices | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset RESET Instruction Stack Resets | Wake-up via WDT or Interrupt | |
| ECCP1DEL | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | uuuu uuuu | |
| TMR4 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| PR4 | PIC18F6XJ1X PIC18F8XJ1X | 1111 1111 | 1111 1111 | 1111 1111 | |
| T4CON | PIC18F6XJ1X PIC18F8XJ1X | -000 0000 | -000 0000 | -uuu uuuu | |
| CCPR4H | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս | |
| CCPR4L | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս | |
| CCP4CON | PIC18F6XJ1X PIC18F8XJ1X | 00 0000 | 00 0000 | uu uuuu | |
| CCPR5H | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս | |
| CCPR5L | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | սսսս սսսս | սսսս սսսս | |
| CCP5CON | PIC18F6XJ1X PIC18F8XJ1X | 00 0000 | 00 0000 | uu uuuu | |
| SPBRG2 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| RCREG2 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| TXREG2 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| TXSTA2 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0010 | 0000 0010 | սսսս սսսս | |
| RCSTA2 | PIC18F6XJ1X PIC18F8XJ1X | 0000 000x | 0000 000x | սսսս սսսս | |
| ECCP3AS | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| ECCP3DEL | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| ECCP2AS | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| ECCP2DEL | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| SSP2BUF | PIC18F6XJ1X PIC18F8XJ1X | XXXX XXXX | นนนน นนนน | սսսս սսսս | |
| SSP2ADD | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| SSP2STAT | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |
| SSP2CON1 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | uuuu uuuu | |
| SSP2CON2 | PIC18F6XJ1X PIC18F8XJ1X | 0000 0000 | 0000 0000 | սսսս սսսս | |

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for Reset value for specific condition.

NOTES:

6.0 MEMORY ORGANIZATION

There are two types of memory in PIC18 Flash microcontroller devices:

- Program Memory
- Data RAM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces.

Additional detailed information on the operation of the Flash program memory is provided in **Section 7.0 "Flash Program Memory"**.

6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The entire PIC18F87J10 family offers a range of on-chip Flash program memory sizes, from 32 Kbytes (up to 16,384 single-word instructions) to 128 Kbytes (65,536 single-word instructions). The program memory maps for individual family members are shown in Figure 6-3.





FIGURE 6-1: MEMORY MAPS FOR PIC18F87J10 FAMILY DEVICES

6.1.1 HARD MEMORY VECTORS

All PIC18 devices have a total of three hard-coded return vectors in their program memory space. The Reset vector address is the default value to which the program counter returns on all device Resets; it is located at 0000h.

PIC18 devices also have two interrupt vector addresses for the handling of high-priority and low-priority interrupts. The high-priority interrupt vector is located at 0008h and the low-priority interrupt vector is at 0018h. Their locations in relation to the program memory map are shown in Figure 6-2.

FIGURE 6-2: HARD VECTOR AND CONFIGURATION WORD LOCATIONS FOR PIC18F87J10 FAMILY DEVICES



6.1.2 FLASH CONFIGURATION WORDS

Because PIC18F87J10 family devices do not have persistent configuration memory, the top four words of on-chip program memory are reserved for configuration information. On Reset, the configuration information is copied into the Configuration registers.

The Configuration Words are stored in their program memory location in numerical order, starting with the lower byte of CONFIG1 at the lowest address and ending with the upper byte of CONFIG4. For these devices, only Configuration Words, CONFIG1 through CONFIG3, are used; CONFIG4 is reserved. The actual addresses of the Flash Configuration Word for devices in the PIC18F87J10 family are shown in Table 6-1. Their location in the memory map is shown with the other memory vectors in Figure 6-2.

Additional details on the device Configuration Words are provided in **Section 24.1** "Configuration Bits".

| TABLE 6-1: | FLASH CONFIGURATION |
|------------|----------------------|
| | WORD FOR PIC18F87J10 |
| | FAMILY DEVICES |

| Device | Program Memory (Kbytes) | Configuration Word Addresses | |
|-------------|-------------------------------|------------------------------------|--|
| PIC18F65J10 | 32 | 7EE8b to 7EEEb | |
| PIC18F85J10 | 52 | 7FF8h to 7FFFh | |
| PIC18F65J15 | 48 | BFF8h to BFFFh | |
| PIC18F85J15 | 40 | | |
| PIC18F66J10 | 64 | FFF8h to FFFFh | |
| PIC18F86J10 | 04 | | |
| PIC18F66J15 | 96 | 17FF8h to to | |
| PIC18F86J15 | 90 | 17FFFh | |
| PIC18F67J10 | 128 | 1FFF8h to to | |
| PIC18F87J10 | 120 | 1FFFFh | |

6.1.3 PIC18F8XJ10/8XJ15 PROGRAM MEMORY MODES

The 80-pin devices in this family can address up to a total of 2 Mbytes of program memory. This is achieved through the external memory bus. There are two distinct operating modes available to the controllers:

- Microcontroller (MC)
- Extended Microcontroller (EMC)

The program memory mode is determined by setting the EMB Configuration bits (CONFIG3L<5:4>), as shown in Register 6-1. (See also **Section 24.1 "Configuration Bits"** for additional details on the device Configuration bits.)

The program memory modes operate as follows:

 The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the top of on-chip memory causes a read of all '0's (a NOP instruction).

The Microcontroller mode is also the only operating mode available to 64-pin devices.

 The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip program memory; above this, the device accesses external program memory up to the 2-Mbyte program space limit. Execution automatically switches between the two memories as required.

The setting of the EMB Configuration bits also controls the address bus width of the external memory bus. This is covered in more detail in **Section 8.0** "**External Memory Bus**".

In all modes, the microcontroller has complete access to data RAM.

Figure 6-3 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 6-2.

REGISTER 6-1: CONFIG3L: CONFIGURATION REGISTER 3 LOW

| R/WO-1 | R/WO-1 | R/WO-1 | R/WO-1 | R/WO-1 | U-0 | U-0 | U-0 |
|--------|--------|--------|--------|--------|-----|-----|-------|
| WAIT | BW | EMB1 | EMB0 | EASHFT | — | — | — |
| bit 7 | • | • | | | | | bit 0 |

| Legend: | | | | |
|------------|---|--|--|--------------------|
| R = Reada | able bit | WO = Write-Once bit | U = Unimplemented bit | , read as '0' |
| -n = Value | after erase | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| bit 7 | Wait: Exter | rnal Bus Wait Enable bit | | |
| | | tates on the external bus are tates on the external bus are | | 1EMCON<5:4> |
| bit 6 | BW: Data Bus Width Select bit 1 = 16-Bit Data Width modes 0 = 8-Bit Data Width modes | | | |
| bit 5-4 | EMB<1:0> | : External Memory Bus Conf | figuration bits | |
| | 10 = Exter 01 = Exter | controller mode, external bunded Microcontroller mode, 1 aded Microcontroller mode, 1 aded Microcontroller mode, 2 | 2-bit address width for exte 6-bit address width for exte | rnal bus |
| bit 3 | EASHFT: E | External Address Bus Shift E | nable bit | |
| | | | | |

- 1 = Address shifting enabled external address bus is shifted to start at 000000h
- 0 = Address shifting disabled external address bus reflects the PC value
- bit 2-0 Unimplemented: Read as '0'

6.1.4 EXTENDED MICROCONTROLLER MODE AND ADDRESS SHIFTING

By default, devices in Extended Microcontroller mode directly present the program counter value on the external address bus for those addresses in the range of the external memory space. In practical terms, this means addresses in the external memory device below the top of on-chip memory are unavailable. To avoid this, the Extended Microcontroller mode implements an address shifting option to enable automatic address translation. In this mode, addresses presented on the external bus are shifted down by the size of the on-chip program memory and are remapped to start at 0000h. This allows the complete use of the external memory device's memory space.






TABLE 6-2: MEMORY ACCESS FOR PIC18F8XJ10/8XJ15 PROGRAM MEMORY MODES

| | Internal Program Memory | | | External Program Memory | | |
|--------------------------|-------------------------|--------------------|-------------------|-------------------------|--------------------|-------------------|
| Operating Mode | Execution From | Table Read From | Table Write To | Execution From | Table Read From | Table Write To |
| Microcontroller | Yes | Yes | Yes | No Access | No Access | No Access |
| Extended Microcontroller | Yes | Yes | Yes | Yes | Yes | Yes |

6.1.5 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register or writable. Updates to the PCU register are performed through the PCU register are performed through the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 6.1.8.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

6.1.6 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction (and on ADDULNK and SUBULNK instructions if the extended instruction set is enabled). PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

6.1.6.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 6-4). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt (and ADDULNK and SUBULNK instructions if the extended instruction set is enabled), the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.





6.1.6.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 6-2) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bit. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

| Note: | Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents |
|-------|---|
| | of the SFRs are not affected. |

6.1.6.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

| STKFUL ⁽¹⁾ STKUNF ⁽¹⁾ — SP4 SP3 SP2 SP1 SP0 bit 7 bit 0 bit 0 bit 0 bit 0 bit 0 bit 0 | R/C-0 | R/C-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---|-----------------------|-----------------------|-----|-------|-------|-------|-------|-------|
| bit 7 bit 0 | STKFUL ⁽¹⁾ | STKUNF ⁽¹⁾ | — | SP4 | SP3 | SP2 | SP1 | SP0 |
| | bit 7 | | | | | | | bit 0 |

REGISTER 6-2: STKPTR: STACK POINTER REGISTER

| Legend: | C = Clearable bit | | |
|-------------------|-------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | STKFUL: Stack Full Flag bit ⁽¹⁾ |
|---------|---|
| | Stack became full or overflowed |
| | 0 = Stack has not become full or overflowed |
| bit 6 | STKUNF: Stack Underflow Flag bit ⁽¹⁾ |
| | 1 = Stack underflow occurred |
| | 0 = Stack underflow did not occur |
| bit 5 | Unimplemented: Read as '0' |
| bit 4-0 | SP<4:0>: Stack Pointer Location bits |
| | |

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

6.1.6.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 1L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bit is cleared by the user software or a Power-on Reset.

6.1.7 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 6-1: FAST REGISTER STACK CODE EXAMPLE

| CALL SUB1, FAST | ;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK |
|-----------------|---|
| SUB1 • | |
| RETURN FAST | ;RESTORE VALUES SAVED ;IN FAST REGISTER STACK |

6.1.8 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

6.1.8.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

| | MOVF | OFFSET, W |
|-------|-------|-----------|
| | CALL | TABLE |
| ORG | nn00h | |
| TABLE | ADDWF | PCL |
| | RETLW | nnh |
| | RETLW | nnh |
| | RETLW | nnh |
| | | |
| | | |
| | | |
| | | |

6.1.8.2 Table Reads

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory one byte at a time.

Table read operation is discussed further in **Section 7.1 "Table Reads and Table Writes**".

6.2 PIC18 Instruction Cycle

6.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 6-5.

6.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 6-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 6-5: CLOCK/INSTRUCTION CYCLE

EXAMPLE 6-3: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

6.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see **Section 6.1.5 "Program Counter"**).

Figure 6-6 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1> which accesses the desired byte address in program memory. Instruction #2 in Figure 6-6 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 25.0 "Instruction Set Summary" provides further details of the instruction set.

| | | | LSB = 1 | LSB = 0 | Word Address \downarrow |
|----------------|------------------------------|------------|----------------|---------|---------------------------|
| | Program N | • | | | 000000h |
| | Byte Locations \rightarrow | | | | 000002h |
| | | | | | 000004h |
| | | | | | 000006h |
| Instruction 1: | MOVLW | 055h | 0Fh | 55h | 000008h |
| Instruction 2: | GOTO | 0006h | EFh | 03h | 00000Ah |
| | | | F0h | 00h | 00000Ch |
| Instruction 3: | MOVFF | 123h, 456h | C1h | 23h | 00000Eh |
| | | | F4h | 56h | 000010h |
| | | | | | 000012h |
| | | | | | 000014h |

FIGURE 6-6: INSTRUCTIONS IN PROGRAM MEMORY

6.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

| Note: | See Section 6.5 "Program Memory and | d |
|-------|---|----|
| | the Extended Instruction Set" for | or |
| | information on two-word instructions in the | е |
| | extended instruction set. | |

EXAMPLE 6-4: TWO-WORD INSTRUCTIONS

| CASE 1: | | |
|---------------------|------------------|------------------------------|
| Object Code | Source Code | |
| 0110 0110 0000 0000 | TSTFSZ REG1 | ; is RAM location 0? |
| 1100 0001 0010 0011 | MOVFF REG1, REG2 | ; No, skip this word |
| 1111 0100 0101 0110 | | ; Execute this word as a NOP |
| 0010 0100 0000 0000 | ADDWF REG3 | ; continue code |
| CASE 2: | | |
| Object Code | Source Code | |
| 0110 0110 0000 0000 | TSTFSZ REG1 | ; is RAM location 0? |
| 1100 0001 0010 0011 | MOVFF REG1, REG2 | ; Yes, execute this word |
| 1111 0100 0101 0110 | | ; 2nd word of instruction |
| 0010 0100 0000 0000 | ADDWF REG3 | ; continue code |

6.3 Data Memory Organization

| Note: | The operation of some aspects of data |
|-------|--|
| | memory are changed when the PIC18 |
| | extended instruction set is enabled. See |
| | Section 6.6 "Data Memory and the |
| | Extended Instruction Set" for more |
| | information. |

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. The PIC18FX5J10/X5J15/X6J10 devices, with up to 64 Kbytes of program memory, implement 8 complete banks for a total of 2048 bytes. PIC18FX6J15 and PIC18FX7J10 devices, with 96 or 128 Kbytes of program memory, implement all available banks and provide 3936 bytes of data memory available to the user. Figure 6-7 and Figure 6-8 show the data memory organization for the devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section.

To ensure that commonly used registers (select SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to select SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 6.3.2 "Access Bank"** provides a detailed description of the Access RAM.

6.3.1 BANK SELECT REGISTER

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory. The 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 6-9.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh, will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 6-7 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

FIGURE 6-7: DATA MEMORY MAP FOR PIC18FX5J10/X5J15/X6J10 DEVICES






FIGURE 6-8: DATA MEMORY MAP FOR PIC18FX6J15/X7J10 DEVICES





6.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 6-7).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

6.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

6.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy more than the top half of Bank 15 (F60h to FFFh). A list of these registers is given in Table 6-3 and Table 6-4. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 6-3: SPECIAL FUNCTION REGISTER MAP FOR PIC18F87J10 FAMILY DEVICES

| Address | Name | Address | Name | Address | Name | Address | Name | Address | Name |
|---------|-------------------------|---------|-------------------------|---------|---------|---------|-----------------------|---------|----------|
| FFFh | TOSU | FDFh | INDF2 ⁽¹⁾ | FBFh | CCPR1H | F9Fh | IPR1 | F7Fh | SPBRGH1 |
| FFEh | TOSH | FDEh | POSTINC2 ⁽¹⁾ | FBEh | CCPR1L | F9Eh | PIR1 | F7Eh | BAUDCON1 |
| FFDh | TOSL | FDDh | POSTDEC2 ⁽¹⁾ | FBDh | CCP1CON | F9Dh | PIE1 | F7Dh | SPBRGH2 |
| FFCh | STKPTR | FDCh | PREINC2 ⁽¹⁾ | FBCh | CCPR2H | F9Ch | MEMCON ⁽³⁾ | F7Ch | BAUDCON2 |
| FFBh | PCLATU | FDBh | PLUSW2 ⁽¹⁾ | FBBh | CCPR2L | F9Bh | OSCTUNE | F7Bh | (2) |
| FFAh | PCLATH | FDAh | FSR2H | FBAh | CCP2CON | F9Ah | TRISJ ⁽³⁾ | F7Ah | (2) |
| FF9h | PCL | FD9h | FSR2L | FB9h | CCPR3H | F99h | TRISH ⁽³⁾ | F79h | ECCP1DEL |
| FF8h | TBLPTRU | FD8h | STATUS | FB8h | CCPR3L | F98h | TRISG | F78h | TMR4 |
| FF7h | TBLPTRH | FD7h | TMR0H | FB7h | CCP3CON | F97h | TRISF | F77h | PR4 |
| FF6h | TBLPTRL | FD6h | TMR0L | FB6h | ECCP1AS | F96h | TRISE | F76h | T4CON |
| FF5h | TABLAT | FD5h | TOCON | FB5h | CVRCON | F95h | TRISD | F75h | CCPR4H |
| FF4h | PRODH | FD4h | (2) | FB4h | CMCON | F94h | TRISC | F74h | CCPR4L |
| FF3h | PRODL | FD3h | OSCCON | FB3h | TMR3H | F93h | TRISB | F73h | CCP4CON |
| FF2h | INTCON | FD2h | (2) | FB2h | TMR3L | F92h | TRISA | F72h | CCPR5H |
| FF1h | INTCON2 | FD1h | WDTCON | FB1h | T3CON | F91h | LATJ ⁽³⁾ | F71h | CCPR5L |
| FF0h | INTCON3 | FD0h | RCON | FB0h | PSPCON | F90h | LATH ⁽³⁾ | F70h | CCP5CON |
| FEFh | INDF0 ⁽¹⁾ | FCFh | TMR1H | FAFh | SPBRG1 | F8Fh | LATG | F6Fh | SPBRG2 |
| FEEh | POSTINC0 ⁽¹⁾ | FCEh | TMR1L | FAEh | RCREG1 | F8Eh | LATF | F6Eh | RCREG2 |
| FEDh | POSTDEC0 ⁽¹⁾ | FCDh | T1CON | FADh | TXREG1 | F8Dh | LATE | F6Dh | TXREG2 |
| FECh | PREINC0 ⁽¹⁾ | FCCh | TMR2 | FACh | TXSTA1 | F8Ch | LATD | F6Ch | TXSTA2 |
| FEBh | PLUSW0 ⁽¹⁾ | FCBh | PR2 | FABh | RCSTA1 | F8Bh | LATC | F6Bh | RCSTA2 |
| FEAh | FSR0H | FCAh | T2CON | FAAh | (2) | F8Ah | LATB | F6Ah | ECCP3AS |
| FE9h | FSR0L | FC9h | SSP1BUF | FA9h | (2) | F89h | LATA | F69h | ECCP3DEL |
| FE8h | WREG | FC8h | SSP1ADD | FA8h | (2) | F88h | PORTJ ⁽³⁾ | F68h | ECCP2AS |
| FE7h | INDF1 ⁽¹⁾ | FC7h | SSP1STAT | FA7h | EECON2 | F87h | PORTH ⁽³⁾ | F67h | ECCP2DEL |
| FE6h | POSTINC1 ⁽¹⁾ | FC6h | SSP1CON1 | FA6h | EECON1 | F86h | PORTG | F66h | SSP2BUF |
| FE5h | POSTDEC1 ⁽¹⁾ | FC5h | SSP1CON2 | FA5h | IPR3 | F85h | PORTF | F65h | SSP2ADD |
| FE4h | PREINC1 ⁽¹⁾ | FC4h | ADRESH | FA4h | PIR3 | F84h | PORTE | F64h | SSP2STAT |
| FE3h | PLUSW1 ⁽¹⁾ | FC3h | ADRESL | FA3h | PIE3 | F83h | PORTD | F63h | SSP2CON1 |
| FE2h | FSR1H | FC2h | ADCON0 | FA2h | IPR2 | F82h | PORTC | F62h | SSP2CON2 |
| FE1h | FSR1L | FC1h | ADCON1 | FA1h | PIR2 | F81h | PORTB | F61h | (2) |
| FE0h | BSR | FC0h | ADCON2 | FA0h | PIE2 | F80h | PORTA | F60h | (2) |

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 64-pin devices.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------|---|---|-----------------|---------------|---------------|----------------|-----------------|--------------|----------------------|---------------------|
| TOSU | _ | _ | _ | Top-of-Stack | Upper Byte (T | OS<20:16>) | | • | 0 0000 | 53, 63 |
| TOSH | Top-of-Stack | High Byte (TC | S<15:8>) | | | | | | 0000 0000 | 53, 63 |
| TOSL | Top-of-Stack | Low Byte (TO | S<7:0>) | | | | | | 0000 0000 | 53, 63 |
| STKPTR | STKFUL | STKUNF | _ | SP4 | SP3 | SP2 | SP1 | SP0 | 00-0 0000 | 53, 64 |
| PCLATU | _ | — — bit 21 ⁽¹⁾ Holding Register for PC<20:16> | | | | | | | 0 0000 | 53, 63 |
| PCLATH | Holding Register for PC<15:8> | | | | | | | | 0000 0000 | 53, 63 |
| PCL | PC Low Byte | e (PC<7:0>) | | | | | | | 0000 0000 | 53, 63 |
| TBLPTRU | _ | _ | bit 21 | Program Me | mory Table Po | inter Upper By | /te (TBLPTR< | 20:16>) | 00 0000 | 53, 93 |
| TBLPTRH | Program Me | mory Table Po | inter High Byte | e (TBLPTR<1 | 5:8>) | | | | 0000 0000 | 53, 93 |
| TBLPTRL | Program Me | mory Table Po | inter Low Byte | (TBLPTR<7: |)>) | | | | 0000 0000 | 53, 93 |
| TABLAT | Program Me | mory Table Lat | ch | | | | | | 0000 0000 | 53, 93 |
| PRODH | Product Reg | ister High Byte | | | | | | | XXXX XXXX | 53, 107 |
| PRODL | Product Reg | ister Low Byte | | | | | | | XXXX XXXX | 53, 107 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 0000 000x | 53, 111 |
| INTCON2 | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | INTEDG3 | TMR0IP | INT3IP | RBIP | 1111 1111 | 53, 112 |
| INTCON3 | INT2IP | INT1IP | INT3IE | INT2IE | INT1IE | INT3IF | INT2IF | INT1IF | 1100 0000 | 53, 113 |
| INDF0 | Uses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register) | | | | | | ister) | N/A | 53, 79 | |
| POSTINC0 | Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register) | | | | | | N/A | 53, 80 | | |
| POSTDEC0 | | Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register) | | | | | | N/A | 53, 80 | |
| PREINC0 | | ts of FSR0 to a | | | | | | | N/A | 53, 80 |
| PLUSW0 | Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – value of FSR0 offset by W | | | | | | N/A | 53, 80 | | |
| FSR0H | _ | _ | _ | _ | Indirect Data | Memory Addr | ess Pointer 0 | High Byte | xxxx | 53, 79 |
| FSR0L | Indirect Data | Memory Addr | ess Pointer 0 | Low Byte | | | | | XXXX XXXX | 53, 79 |
| WREG | Working Reg | jister | | | | | | | XXXX XXXX | 53 |
| INDF1 | Uses conten | ts of FSR1 to a | address data n | nemory – valu | e of FSR1 not | changed (not | a physical reg | ister) | N/A | 53, 79 |
| POSTINC1 | Uses conten | ts of FSR1 to a | address data n | nemory – valu | e of FSR1 pos | t-incremented | (not a physica | al register) | N/A | 53, 80 |
| POSTDEC1 | Uses conten | ts of FSR1 to a | address data n | nemory – valu | e of FSR1 pos | t-decremente | d (not a physic | al register) | N/A | 53, 80 |
| PREINC1 | Uses conten | ts of FSR1 to a | address data n | nemory – valu | e of FSR1 pre | -incremented | (not a physica | register) | N/A | 53, 80 |
| PLUSW1 | | ts of FSR1 to a R1 offset by W | address data n | nemory – valu | e of FSR1 pre | -incremented | (not a physica | register) – | N/A | 53, 80 |
| FSR1H | _ | — | _ | — | Indirect Data | Memory Addr | ess Pointer 1 | High Byte | xxxx | 53, 79 |
| FSR1L | Indirect Data | Memory Addr | ess Pointer 1 | Low Byte | | | | | XXXX XXXX | 53, 79 |
| BSR | — | _ | _ | _ | Bank Select | Register | | | 0000 | 53, 68 |
| INDF2 | Uses conten | ts of FSR2 to a | address data n | nemory – valu | e of FSR2 not | changed (not | a physical reg | ister) | N/A | 54, 79 |
| POSTINC2 | Uses conten | ts of FSR2 to a | address data n | nemory – valu | e of FSR2 pos | t-incremented | (not a physica | al register) | N/A | 54, 80 |
| POSTDEC2 | Uses conten | ts of FSR2 to a | address data n | nemory – valu | e of FSR2 pos | t-decremente | d (not a physic | al register) | N/A | 54, 80 |
| PREINC2 | Uses conten | ts of FSR2 to a | address data n | nemory – valu | e of FSR2 pre | -incremented | (not a physica | register) | N/A | 54, 80 |
| PLUSW2 | Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) N/A Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) – N/A value of FSR2 offset by W | | | | | | 54, 80 | | | |
| FSR2H | _ | _ | _ | — | Indirect Data | Memory Addr | ess Pointer 2 | High Byte | xxxx | 54, 79 |
| FSR2L | Indirect Data | Memory Addr | ess Pointer 2 | Low Byte | | | | | XXXX XXXX | 54, 79 |
| STATUS | _ | _ | _ | N | OV | Z | DC | С | x xxxx | 54, 78 |

 $\label{eq:logend: second sec$

Note 1: Bit 21 of the PC is only available in Serial Programming modes.

2: These bits and/or registers are only available in 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset values are shown for 80-pin devices.

3: This register and its bits are not implemented in 64-pin devices. In 80-pin devices, the bits are unwritable and read as '0' in Microcontroller mode.

4: The PLLEN bit is available only when either ECPLL or HSPLL Oscillator modes are selected; otherwise, the bit is read as '0'.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------|--------------|-----------------|---------------------------|------------------|---------------------|----------------|----------------------------|------------------------|----------------------|------------------|
| TMR0H | Timer0 Regis | ster High Byte | | | | | | | 0000 0000 | 54, 153 |
| TMR0L | Timer0 Regis | ster Low Byte | | | | | | | XXXX XXXX | 54, 153 |
| TOCON | TMR0ON | T08BIT | TOCS | T0SE | PSA | T0PS2 | T0PS1 | T0PS0 | 1111 1111 | 54, 151 |
| OSCCON | IDLEN | _ | _ | — | OSTS ⁽⁵⁾ | — | SCS1 | SCS0 | 0 q-00 | 36, 54 |
| WDTCON | _ | _ | _ | _ | _ | — | — | SWDTEN | 0 | 54, 287 |
| RCON | IPEN | — | _ | RI | TO | PD | POR | BOR | 01 1100 | 48, 54, 123 |
| TMR1H | Timer1 Regis | | XXXX XXXX | 54, 159 | | | | | | |
| TMR1L | Timer1 Regis | ster Low Byte | | | | | | | XXXX XXXX | 54, 159 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 0000 0000 | 54, 155 |
| TMR2 | Timer2 Regis | ster | | • | | • | | | 0000 0000 | 54, 162 |
| PR2 | Timer2 Perio | d Register | | | | | | | 1111 1111 | 54, 162 |
| T2CON | _ | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | 54, 161 |
| SSP1BUF | MSSP1 Rece | eive Buffer/Tra | nsmit Register | ſ | | L | | | XXXX XXXX | 54, 203, 238 |
| SSP1ADD | MSSP1 Addr | ess Register (| I ² C™ Slave m | ode), MSSP1 | Baud Rate Re | eload Register | (I ² C Master m | iode) | 0000 0000 | 54, 203 |
| SSP1STAT | SMP | CKE | D/Ā | Р | S | R/W | UA | BF | 0000 0000 | 54, 194, 204 |
| SSP1CON1 | WCOL | SSPOV | SSPEN | СКР | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 54, 195, 204 |
| SSP1CON2 | GCEN | ACKSTAT | ACKDT/ ADMSK5 | ACKEN/ ADMSK4 | RCEN/ ADMSK3 | PEN/ ADMSK2 | RSEN/ ADMSK1 | SEN | 0000 0000 | 54, 206 |
| ADRESH | A/D Result R | egister High B | yte | | | | | | XXXX XXXX | 54, 269 |
| ADRESL | A/D Result R | egister Low B | yte | r | | n | T | | XXXX XXXX | 54, 269 |
| ADCON0 | ADCAL | — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON | 0-00 0000 | 54, 261 |
| ADCON1 | _ | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 00 0000 | 54, 262 |
| ADCON2 | ADFM | — | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | 0-00 0000 | 54, 263 |
| CCPR1H | Capture/Com | npare/PWM Re | egister 1 High | Byte | | | | | XXXX XXXX | 55, 192 |
| CCPR1L | Capture/Com | pare/PWM Re | egister 1 Low E | Byte | | | | | XXXX XXXX | 55, 192 |
| CCP1CON | P1M1 | P1M0 | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 0000 0000 | 55, 177 |
| CCPR2H | Capture/Com | npare/PWM Re | egister 2 High | Byte | | | | | XXXX XXXX | 55, 192 |
| CCPR2L | Capture/Com | pare/PWM Re | egister 2 Low E | Byte | | - | | | XXXX XXXX | 55, 192 |
| CCP2CON | P2M1 | P2M0 | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 0000 0000 | 55, 177 |
| CCPR3H | Capture/Com | npare/PWM Re | egister 1 High | Byte | | | | | XXXX XXXX | 55, 192 |
| CCPR3L | Capture/Corr | npare/PWM Re | egister 1 Low E | Byte | | | | | XXXX XXXX | 55, 192 |
| CCP3CON | P3M1 | P3M0 | DC3B1 | DC3B0 | CCP3M3 | CCP3M2 | CCP3M1 | CCP3M0 | 0000 0000 | 55, 177 |
| ECCP1AS | ECCP1ASE | ECCP1AS2 | ECCP1AS1 | ECCP1AS0 | PSS1AC1 | PSS1AC0 | PSS1BD1 ⁽²⁾ | PSS1BD0 ⁽²⁾ | 0000 0000 | 55, 189 |
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 0000 0000 | 55, 277 |
| CMCON | C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 0000 0111 | 55, 271 |
| TMR3H | Timer3 Regis | ster High Byte | | | | | | | XXXX XXXX | 55, 165 |
| TMR3L | Timer3 Regis | ster Low Byte | | | | | | | XXXX XXXX | 55, 165 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 0000 0000 | 55, 163 |
| PSPCON | IBF | OBF | IBOV | PSPMODE | — | — | — | | 0000 | 55, 149 |
| SPBRG1 | EUSART1 Ba | aud Rate Gene | erator Register | r Low Byte | | | | | 0000 0000 | 55, 243 |
| RCREG1 | EUSART1 R | eceive Registe | er | | | | | | 0000 0000 | 55, 251, 252 |

TABLE 6-4: REGISTER FILE SUMMARY (PIC18F87J10 FAMILY) (CONTINUED)

Legend: Note 1

: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

1: Bit 21 of the PC is only available in Serial Programming modes.

2: These bits and/or registers are only available in 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset values are shown for 80-pin devices.

3: This register and its bits are not implemented in 64-pin devices. In 80-pin devices, the bits are unwritable and read as '0' in Microcontroller mode.

4: The PLLEN bit is available only when either ECPLL or HSPLL Oscillator modes are selected; otherwise, the bit is read as '0'.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------------------|-------------|----------------------|---------------------|----------------|--------|--------|--------|--------|----------------------|---------------------|
| TXREG1 | EUSART1 Tr | ansmit Regist | er | | | | • | | XXXX XXXX | 55, 249, 250 |
| TXSTA1 | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 0000 0010 | 55, 240 |
| RCSTA1 | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 55, 241 |
| EECON2 | Program Mer | mory Control F | Register 2 (not | a physical reg | ister) | | | | | 55 |
| EECON1 | — | — | — | FREE | WRERR | WREN | WR | — | 0 x00- | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 1111 1111 | 55, 123 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 0000 0000 | 55, 117 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 0000 0000 | 55, 120 |
| IPR2 | OSCFIP | CMIP | | _ | BCL1IP | | TMR3IP | CCP2IP | 11 1-11 | 55, 121 |
| PIR2 | OSCFIF | CMIF | _ | _ | BCL1IF | _ | TMR3IF | CCP2IF | 00 0-00 | 55, 115 |
| PIE2 | OSCFIE | CMIE | _ | _ | BCL1IE | _ | TMR3IE | CCP2IE | 00 0-00 | 55, 120 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 1111 1111 | 55, 120 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 55, 114 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 55, 117 |
| MEMCON ⁽³⁾ | EBDIS | _ | WAIT1 | WAIT0 | - | - | WM1 | WM0 | 0-0000 | 55, 96 |
| OSCTUNE | _ | PLLEN ⁽⁴⁾ | _ | — | - | - | — | — | -0 | 33, 55 |
| TRISJ ⁽²⁾ | TRISJ7 | TRISJ6 | TRISJ5 | TRISJ4 | TRISJ3 | TRISJ2 | TRISJ1 | TRISJ0 | 1111 1111 | 56, 147 |
| TRISH ⁽²⁾ | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 1111 1111 | 56, 145 |
| TRISG | _ | _ | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 1 1111 | 56, 143 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | _ | 1111 111- | 56, 141 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 1111 1111 | 56, 139 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 1111 1111 | 56, 136 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111 | 56, 133 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 56, 130 |
| TRISA | _ | _ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 11 1111 | 56, 127 |
| LATJ ⁽²⁾ | LATJ7 | LATJ6 | LATJ5 | LATJ4 | LATJ3 | LATJ2 | LATJ1 | LATJ0 | XXXX XXXX | 56, 147 |
| LATH ⁽²⁾ | LATH7 | LATH6 | LATH5 | LATH4 | LATH3 | LATH2 | LATH1 | LATH0 | XXXX XXXX | 56, 145 |
| LATG | _ | _ | _ | LATG4 | LATG3 | LATG2 | LATG1 | LATG0 | x xxxx | 56, 143 |
| LATF | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | _ | xxxx xxx- | 56, 141 |
| LATE | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | xxxx xxxx | 56, 139 |
| LATD | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | XXXX XXXX | 56, 136 |
| LATC | LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 | XXXX XXXX | 56, 133 |
| LATB | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | XXXX XXXX | 56, 130 |
| LATA | _ | _ | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | xx xxxx | 56, 127 |
| PORTJ ⁽²⁾ | RJ7 | RJ6 | RJ5 | RJ4 | RJ3 | RJ2 | RJ1 | RJ0 | XXXX XXXX | 56, 147 |
| PORTH ⁽²⁾ | RH7 | RH6 | RH5 | RH4 | RH3 | RH2 | RH1 | RH0 | 0000 xxxx | 56, 145 |
| PORTG | RDPU | REPU | RJPU ⁽²⁾ | RG4 | RG3 | RG2 | RG1 | RG0 | 111x xxxx | 56, 143 |
| PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | _ | x000 000- | 56, 141 |
| PORTE | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | XXXX XXXX | 56, 139 |
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | XXXX XXXX | 56, 136 |
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | 56, 133 |
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | XXXX XXXX | 56, 130 |
| PORTA | | _ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 0x 0000 | 56, 127 |
| | × = unknown | | | | | | 1 | 1 | | , . _ . |

TABLE 6-4: REGISTER FILE SUMMARY (PIC18F87J10 FAMILY) (CONTINUED)

 $\label{eq:logend: Legend: Legend: a generative state of the state of$

Note 1: Bit 21 of the PC is only available in Serial Programming modes.

2: These bits and/or registers are only available in 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset values are shown for 80-pin devices.

3: This register and its bits are not implemented in 64-pin devices. In 80-pin devices, the bits are unwritable and read as '0' in Microcontroller mode.

4: The PLLEN bit is available only when either ECPLL or HSPLL Oscillator modes are selected; otherwise, the bit is read as '0'.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------|---|--|------------------|------------------|-----------------|----------------|-----------------|-----------|----------------------|---------------------|
| SPBRGH1 | EUSART1 Ba | aud Rate Gene | erator Registe | r High Byte | | | | | 0000 0000 | 56, 243 |
| BAUDCON1 | ABDOVF | RCIDL | _ | SCKP | BRG16 | _ | WUE | ABDEN | 01-0 0-00 | 56, 242 |
| SPBRGH2 | EUSART2 Ba | aud Rate Gene | erator Registe | r High Byte | • | | • | • | 0000 0000 | 56, 243 |
| BAUDCON2 | ABDOVF | RCIDL | _ | SCKP | BRG16 | _ | WUE | ABDEN | 01-0 0-00 | 56, 242 |
| ECCP1DEL | P1RSEN | P1DC6 | P1DC5 | P1DC4 | P1DC3 | P1DC2 | P1DC1 | P1DC0 | 0000 0000 | 57, 188 |
| TMR4 | Timer4 Regis | Timer4 Register | | | | | | | | |
| PR4 | Timer4 Perio | d Register | | | | | | | 1111 1111 | 57, 168 |
| T4CON | _ | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 | -000 0000 | 57, 167 |
| CCPR4H | Capture/Corr | npare/PWM Re | egister 4 High | Byte | | | | | XXXX XXXX | 57, 170 |
| CCPR4L | Capture/Com | npare/PWM Re | egister 4 Low E | Byte | | | | | XXXX XXXX | 57, 170 |
| CCP4CON | _ | — | DC4B1 | DC4B0 | CCP4M3 | CCP4M2 | CCP4M1 | CCP4M0 | 00 0000 | 57, 169 |
| CCPR5H | Capture/Corr | Capture/Compare/PWM Register 5 High Byte | | | | | | | XXXX XXXX | 57, 170 |
| CCPR5L | Capture/Compare/PWM Register 5 Low Byte | | | | | | | XXXX XXXX | 57, 170 | |
| CCP5CON | _ | — | DC5B1 | DC5B0 | CCP5M3 | CCP5M2 | CCP5M1 | CCP5M0 | 00 0000 | 57, 169 |
| SPBRG2 | EUSART2 Baud Rate Generator Register Low Byte | | | | | | | | 0000 0000 | 57, 243 |
| RCREG2 | EUSART2 Receive Register | | | | | | | | 0000 0000 | 57, 251, 252 |
| TXREG2 | EUSART2 Tr | ansmit Registe | er | | | | | | 0000 0000 | 57, 249, 250 |
| TXSTA2 | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 0000 0010 | 57, 240 |
| RCSTA2 | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 57, 241 |
| ECCP3AS | ECCP3ASE | ECCP3AS2 | ECCP3AS1 | ECCP3AS0 | PSS3AC1 | PSS3AC0 | PSS3BD1 | PSS3BD0 | 0000 0000 | 57, 189 |
| ECCP3DEL | P3RSEN | P3DC6 | P3DC5 | P3DC4 | P3DC3 | P3DC2 | P3DC1 | P3DC0 | 0000 0000 | 57, 188 |
| ECCP2AS | ECCP2ASE | ECCP2AS2 | ECCP2AS1 | ECCP2AS0 | PSS2AC1 | PSS2AC0 | PSS2BD1 | PSS2BD0 | 0000 0000 | 57, 189 |
| ECCP2DEL | P2RSEN | P2DC6 | P2DC5 | P2DC4 | P2DC3 | P2DC2 | P2DC1 | P2DC0 | 0000 0000 | 57, 188 |
| SSP2BUF | MSSP2 Receive Buffer/Transmit Register | | | | | | | | XXXX XXXX | 57, 203, 238 |
| SSP2ADD | MSSP2 Address Register (I ² C [™] Slave mode), MSSP2 Baud Rate Reload Register (I ² C Master mode) | | | | | | | 0000 0000 | 57, 203 | |
| SSP2STAT | SMP | CKE | D/Ā | Р | S | R/W | UA | BF | 0000 0000 | 57, 194, 204 |
| SSP2CON1 | WCOL | SSPOV | SSPEN | СКР | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 57, 206, 205 |
| SSP2CON2 | GCEN | ACKSTAT | ACKDT/ ADMSK5 | ACKEN/ ADMSK4 | RCEN/ ADMSK3 | PEN/ ADMSK2 | RSEN/ ADMSK1 | SEN | 0000 0000 | 57, 206 |

TABLE 6-4: REGISTER FILE SUMMARY (PIC18F87J10 FAMILY) (CONTINUED)

Legend:

nd: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1:

Bit 21 of the PC is only available in Serial Programming modes.
 These bits and/or registers are only available in 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset values are shown for 80-pin devices.

3: This register and its bits are not implemented in 64-pin devices. In 80-pin devices, the bits are unwritable and read as '0' in Microcontroller mode.

4: The PLLEN bit is available only when either ECPLL or HSPLL Oscillator modes are selected; otherwise, the bit is read as '0'.

6.3.5 STATUS REGISTER

The STATUS register, shown in Register 6.4, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled.

These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS

register then reads back as '000u u1uu'. It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions not affecting any Status bits, see the instruction set summaries in Table 25-2 and Table 25-3.

Note: The C and DC bits operate as a Borrow and Digit Borrow bit respectively, in subtraction.

REGISTER 6-3: STATUS REGISTER

| U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|------------|--|--|------------------|--------------------|-----------------|-------------------|---------------------|
| _ | — | _ | Ν | OV | Z | DC ⁽¹⁾ | C ⁽²⁾ |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Read | able bit | W = Writable | bit | II = Unimple | mented bit, rea | d as '0' | |
| -n = Value | | '1' = Bit is se | | '0' = Bit is cle | | x = Bit is unkr | iown |
| | | | | | | | |
| bit 7-5 | Unimplemer | nted: Read as | ʻ0' | | | | |
| bit 4 | N: Negative I | | | | 4 : | 41 | |
| | (ALU MSB = | | rithmetic (2 s o | complement). I | t indicates whe | ther the result w | as negative |
| | 1 = Result wa | as negative | | | | | |
| | 0 = Result wa | • | | | | | |
| bit 3 | OV: Overflow This bit is use | | rithmetic (2's c | complement). It | indicates an o | verflow of the 7- | bit magnitude |
| | which causes | s the sign bit (b | it 7 of the resu | ult) to change s | state. | | - - - |
| | 1 = Overflow 0 = No overfl | | igned arithme | tic (in this arith | metic operatior | 1) | |
| bit 2 | Z : Zero bit | | | | | | |
| | | It of an arithme | | | | | |
| | | | | eration is not z | ero | | |
| bit 1 | | rry/ <mark>Borrow</mark> bit ⁽¹ | | structions. | | | |
| | | | | of the result oc | curred | | |
| | • | -out from the 41 | th low-order bi | it of the result | | | |
| bit 0 | | row bit ⁽²⁾ Addlw, Sublw a | and SUBWE ins | structions. | | | |
| | | - | | bit of the result | occurred | | |
| | | | | t bit of the resu | | | |
| Note 1: | For Borrow, the po | plarity is reverse | ed. A subtracti | ion is executed | by adding the | 2's complement | of the second |
| | operand. For rotat | | | | | | - |
| 2: | For Borrow, the po operand. For rotat | | | | | | |
| | source register. | | | | | J | |

6.4 Data Addressing Modes

| Note: | The execution of some instructions in the |
|-------|--|
| | core PIC18 instruction set are changed |
| | when the PIC18 extended instruction set is |
| | enabled. See Section 6.6 "Data Memory |
| | and the Extended Instruction Set" for |
| | more information. |

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 6.6.1 "Indexed Addressing with Literal Offset**".

6.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device, or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way, but require an additional explicit argument in the opcode. This is known as Literal Addressing mode, because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

6.4.2 DIRECT ADDRESSING

Direct Addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit Literal Address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 6.3.3 "General **Purpose Register File**"), or a location in the Access Bank (Section 6.3.2 "Access Bank") as the data source for the instruction.

The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 6.3.1 "Bank Select Register") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit, 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

6.4.3 INDIRECT ADDRESSING

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 6-5. It also enables users to perform Indexed Addressing and other Stack Pointer operations for program memory in data memory.

EXAMPLE 6-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

| | LFSR | FSR0, 100h | ; |
|--------|-------|------------|------------------|
| NEXT | CLRF | POSTINC0 | ; Clear INDF |
| | | | ; register then |
| | | | ; inc pointer |
| | BTFSS | FSROH, 1 | ; All done with |
| | | | ; Bank1? |
| | BRA | NEXT | ; NO, clear next |
| CONTIN | IUE | | ; YES, continue |
| | | | |

6.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.




FIGURE 6-10: INDIRECT ADDRESSING

6.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC: accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC: increments the FSR value by '1', then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

6.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

6.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 6.2.4 "Two-Word Instructions".

6.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

6.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode. When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing) or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

6.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1') or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 6-11.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 25.2.1** "Extended Instruction Syntax".


FIGURE 6-11: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When a = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and FFFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.

Locations below 060h are not available in this addressing mode.




The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.



The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



6.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 6.3.2 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 6-12.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any Indirect or Indexed Addressing operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

6.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

FIGURE 6-12: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



NOTES:

7.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 1024 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

7.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 7-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 7.5 "Writing to Flash Program Memory"**. Figure 7-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

FIGURE 7-1: TABLE READ OPERATION





FIGURE 7-2: TABLE WRITE OPERATION



7.2 Control Registers

Several control registers are used in conjunction with the ${\tt TBLRD}$ and ${\tt TBLWT}$ instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

7.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 7.2.2) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

| Note: | During normal operation, the WRERR is | | | | | | |
|-------|---|--|--|--|--|--|--|
| | read as '1'. This can indicate that a write | | | | | | |
| | operation was prematurely terminated by | | | | | | |
| | a Reset, or a write operation was | | | | | | |
| | attempted improperly. | | | | | | |

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the write operation.

REGISTER 7-1: EECON1: EEPROM CONTROL REGISTER 1

| U-0 | U-0 | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | U-0 |
|-------|-----|-----|-------|-------|-------|-------|-------|
| — | — | — | FREE | WRERR | WREN | WR | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | S = Settable bit | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7-5 | Unimplemented: Read as '0' |
|---------|---|
| bit 4 | FREE: Flash Erase Enable bit |
| | 1 = Erase the program memory block addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write-only |
| bit 3 | WRERR: Flash Program Error Flag bit |
| | 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt) 0 = The write operation completed |
| bit 2 | WREN: Flash Program Write Enable bit |
| | 1 = Allows write cycles to Flash program memory 0 = Inhibits write cycles to Flash program memory |
| bit 1 | WR: Write Control bit |
| | 1 = Initiates a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once the write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle is complete |
| bit 0 | Unimplemented: Read as '0' |

7.2.2 TABLE LATCH REGISTER (TABLAT)

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

7.2.3 TABLE POINTER REGISTER (TBLPTR)

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 7-1. These operations on the TBLPTR only affect the low-order 21 bits.

7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the seven LSbs of the Table Pointer register (TBLPTR<6:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 12 MSbs of the TBLPTR (TBLPTR<21:10>) determine which program memory block of 1024 bytes is written to. For more detail, see **Section 7.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 12 MSbs of the Table Pointer register point to the 1024-byte block that will be erased. The Least Significant bits are ignored.

Figure 7-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 7-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

| Example | Operation on Table Pointer |
|--------------------|---|
| TBLRD* TBLWT* | TBLPTR is not modified |
| TBLRD*+ TBLWT*+ | TBLPTR is incremented after the read/write |
| TBLRD*- TBLWT*- | TBLPTR is decremented after the read/write |
| TBLRD+* TBLWT+* | TBLPTR is incremented before the read/write |

FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




7.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 7-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 7-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 7-1: READING A FLASH PROGRAM MEMORY WORD

| | MOVLW MOVWF MOVLW MOVWF MOVLW | CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW | | Load TBLPTR with the base address of the word |
|-----------|---|--|---|--|
| | MOVWF | TBLPTRL | | |
| READ_WORD | | | | |
| | TBLRD*+ | | ; | read into TABLAT and increment |
| | MOVF | TABLAT, W | ; | get data |
| | MOVWF | WORD EVEN | | |
| | TBLRD*+ | — | ; | read into TABLAT and increment |
| | MOVF | TABLAT, W | ; | get data |
| | MOVF | WORD_ODD | | |

7.4 Erasing Flash Program Memory

The minimum erase block is 512 words or 1024 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 1024 bytes of program memory is erased. The Most Significant 12 bits of the TBLPTR<21:10> point to the block being erased. TBLPTR<9:0> are ignored.

The EECON1 register commands the erase operation. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

7.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with the address of the block being erased.
- 2. Set the WREN and FREE bits (EECON1<2,4>) to enable the erase operation.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the erase cycle.
- The CPU will stall for duration of the erase for TIE (see parameter D133B).
- 8. Re-enable interrupts.

| EXAMPLE 7-2: ERASING FLASH PROGRAM MEMO | RY |
|---|----|
|---|----|

| | MOVLW MOVWF MOVLW MOVUF MOVLW MOVWF | CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL | ; load TBLPTR with the base ; address of the memory block |
|-------------|--|---|--|
| ERASE_BLOCK | | | |
| | BSF | EECON1, WREN | ; enable write to memory |
| | BSF | EECON1, FREE | ; enable Erase operation |
| | BCF | INTCON, GIE | ; disable interrupts |
| Required | MOVLW | 55h | |
| Sequence | MOVWF | EECON2 | ; write 55h |
| | MOVLW | 0AAh | |
| | MOVWF | EECON2 | ; write OAAh |
| | BSF | EECON1, WR | ; start erase (CPU stall) |
| | BSF | INTCON, GIE | ; re-enable interrupts |
| | | | |

7.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.


Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. The on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

- Note 1: Unlike previous PIC devices, members of the PIC18F87J10 family do not reset the holding registers after a write occurs. The holding registers must be cleared or overwritten before a programming sequence.
 - 2: To maintain the endurance of the program memory cells, each Flash byte should not be programmed more than one time between erase operations. Before attempting to modify the contents of the target cell a second time, a block erase, or a bulk erase of the entire memory, must be performed.





7.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 1024 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the erase procedure.
- 5. Load Table Pointer register with address of first byte being written, minus 1.
- 6. Write the 64 bytes into the holding registers with auto-increment.
- 7. Set the WREN bit (EECON1<2>) to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write for TIW (see parameter D133A).
- 13. Re-enable interrupts.
- 14. Repeat steps 6 through 13 until all 1024 bytes are written to program memory.
- 15. Verify the memory (table read).

An example of the required code is shown in Example 7-3 on the following page.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

| EXAMPLE 7-3: | WRITIN | G TO FLASH PROGRA | |
|-------------------|---------|---------------------|--|
| | MOVLW | CODE ADDR UPPER | ; Load TBLPTR with the base address |
| | MOVWF | TBLPTRU | ; of the memory block, minus 1 |
| | MOVLW | CODE ADDR HIGH | - |
| | MOVWF | TBLPTRH | |
| | MOVLW | | |
| | MOVWF | TBLPTRL | |
| ERASE BLOCK | HOVWE | | |
| ERASE_BLOCK | BSF | FECON1 MDEN | · onable write to memory |
| | | | ; enable write to memory |
| | BSF | EECON1, FREE | ; enable Erase operation |
| | BCF | INTCON, GIE | ; disable interrupts |
| | MOVLW | 55h | |
| | MOVWF | EECON2 | ; write 55h |
| | MOVLW | | |
| | MOVWF | | ; write OAAh |
| | BSF | EECON1, WR | ; start erase (CPU stall) |
| | BSF | INTCON, GIE | ; re-enable interrupts |
| | MOVLW | | . Nood to write 16 blocks of 64 to write |
| | MOVWF | WRITE_COUNTER | ; Need to write 16 blocks of 64 to write |
| | | | ; one erase block of 1024 |
| RESTART_BUFFER | MOLTE | DICAL | |
| | MOVLW | D'64' | |
| | MOVWF | COUNTER | , asist to buffer |
| | MOVLW | | ; point to builer |
| | MOVWF | | |
| | | BUFFER_ADDR_LOW | |
| | MOVWF | FSROL | |
| FILL_BUFFER | | | |
| | • • • | | ; read the new data from I2C, SPI, |
| MDIER DURED | | | ; PSP, USART, etc. |
| WRITE_BUFFER | MOLTER | DI CA | |
| | MOVLW | | ; number of bytes in holding register |
| | MOVWF | COUNTER | |
| WRITE_BYTE_TO_HRE | | | |
| | MOVFF | | ; get low byte of buffer data |
| | MOVWF | TABLAT | ; present data to table latch |
| | TBLWT+' | | ; write data, perform a short write |
| | DECEC | COUNTED | ; to internal TBLWT holding register. |
| | | COUNTER | ; loop until buffers are full |
| DDOCDAN NEWODY | BRA | WRITE_WORD_TO_HREGS | |
| PROGRAM_MEMORY | DOD | PRONI MERN | · · · · · · · · · · · · · · · · · · · |
| | BSF | | ; enable write to memory |
| | BCF | INTCON, GIE | ; disable interrupts |
| | MOVLW | | |
| Required | MOVWF | EECON2 | ; write 55h |
| Sequence | MOVLW | 0AAh | |
| | MOVWF | EECON2 | ; write OAAh |
| | BSF | EECON1, WR | ; start program (CPU stall) |
| | BSF | INTCON, GIE | ; re-enable interrupts |
| | BCF | EECON1, WREN | ; disable write to memory |
| | DECFSZ | WRITE COUNTER | ; done with one write cycle |
| | BRA | RESTART BUFFER | ; if not done replacing the erase block |
| | | _ | |
| | | | |

EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY

7.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

7.6 Flash Program Operation During Code Protection

See Section 24.6 "Program Verification and Code Protection" for details on code protection of Flash program memory.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|---|-------|-------|-------|-------|-------|-------|-------|----------------------------|
| TBLPTRU | Image: FRU — bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) | | | | | | | | 53 |
| TBPLTRH | TRH Program Memory Table Pointer High Byte (TBLPTR<15:8>) | | | | | | | 53 | |
| TBLPTRL | RL Program Memory Table Pointer Low Byte (TBLPTR<7:0>) | | | | | | | 53 | |
| TABLAT | AT Program Memory Table Latch | | | | | | | | 53 |
| INTCON | GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF | | | | | | | | 53 |
| EECON2 | 2 Program Memory Control Register 2 (not a physical register) | | | | | | | 55 | |
| EECON1 | _ | _ | _ | FREE | WRERR | WREN | WR | — | 55 |

TABLE 7-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during program memory access.

NOTES:

8.0 EXTERNAL MEMORY BUS

| Note: | The | external | memory | bus | is | not |
|-------|-----|----------|--------|-----|----|-----|
| | | | | | | |

The external memory bus allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It supports both 8 and 16-Bit Data Width modes and three address widths of up to 20 bits. The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals.

A list of the pins and their functions is provided in Table 8-1.

| TABLE 8-1: | PIC18F8XJ10/8XJ15 EXTERNAL BUS – I/O PORT FUNCTIONS |
|------------|---|

| Name | Port | Bit | External Memory Bus Function | | |
|----------|-------|-----|--|--|--|
| RD0/AD0 | PORTD | 0 | Address Bit 0 Or Data Bit 0 | | |
| RD1/AD1 | PORTD | 1 | Address Bit 1 Or Data Bit 1 | | |
| RD2/AD2 | PORTD | 2 | Address Bit 2 Or Data Bit 2 | | |
| RD3/AD3 | PORTD | 3 | Address Bit 3 Or Data Bit 3 | | |
| RD4/AD4 | PORTD | 4 | Address Bit 4 Or Data Bit 4 | | |
| RD5/AD5 | PORTD | 5 | Address Bit 5 Or Data Bit 5 | | |
| RD6/AD6 | PORTD | 6 | Address Bit 6 Or Data Bit 6 | | |
| RD7/AD7 | PORTD | 7 | Address Bit 7 Or Data Bit 7 | | |
| RE0/AD8 | PORTE | 0 | Address Bit 8 Or Data Bit 8 | | |
| RE1/AD9 | PORTE | 1 | Address Bit 9 Or Data Bit 9 | | |
| RE2/AD10 | PORTE | 2 | Address Bit 10 Or Data Bit 10 | | |
| RE3/AD11 | PORTE | 3 | Address Bit 11 Or Data Bit 11 | | |
| RE4/AD12 | PORTE | 4 | Address Bit 12 Or Data Bit 12 | | |
| RE5/AD13 | PORTE | 5 | Address Bit 13 Or Data Bit 13 | | |
| RE6/AD14 | PORTE | 6 | Address Bit 14 Or Data Bit 14 | | |
| RE7/AD15 | PORTE | 7 | Address Bit 15 Or Data Bit 15 | | |
| RH0/A16 | PORTH | 0 | Address Bit 16 | | |
| RH1/A17 | PORTH | 1 | Address Bit 17 | | |
| RH2/A18 | PORTH | 2 | Address Bit 18 | | |
| RH3/A19 | PORTH | 3 | Address Bit 19 | | |
| RJ0/ALE | PORTJ | 0 | Address Latch Enable (ALE) Control Pin | | |
| RJ1/OE | PORTJ | 1 | Output Enable (OE) Control Pin | | |
| RJ2/WRL | PORTJ | 2 | Write Low (WRL) Control Pin | | |
| RJ3/WRH | PORTJ | 3 | Write High (WRH) Control Pin | | |
| RJ4/BA0 | PORTJ | 4 | Byte Address Bit 0 (BA0) | | |
| RJ5/CE | PORTJ | 5 | Chip Enable (CE) Control Pin | | |
| RJ6/LB | PORTJ | 6 | Lower Byte Enable (IB) Control Pin | | |
| RJ7/UB | PORTJ | 7 | Upper Byte Enable (UB) Control Pin | | |

Note: For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins.

8.1 External Memory Bus Control

The operation of the interface is controlled by the MEMCON register (Register 8-1). This register is available in all program memory operating modes except Microcontroller mode. In this mode, the register is disabled and cannot be written to.

The EBDIS bit (MEMCON<7>) controls the operation of the bus and related port functions. Clearing EBDIS enables the interface and disables the I/O functions of the ports, as well as any other functions multiplexed to those pins. Setting the bit enables the I/O ports and other functions, but allows the interface to override everything else on the pins when an external memory operation is required. By default, the external bus is always enabled and disables all other I/O. The operation of the EBDIS bit is also influenced by the program memory mode being used. This is discussed in more detail in **Section 8.5 "Program Memory Modes and the External Memory Bus"**.

The WAIT bits allow for the addition of wait states to external memory operations. The use of these bits is discussed in **Section 8.3 "Wait States"**.

The WM bits select the particular operating mode used when the bus is operating in 16-Bit Data Width mode. These are discussed in more detail in **Section 8.6 "16-Bit Data Width Modes"**. These bits have no effect when an 8-Bit Data Width mode is selected.

REGISTER 8-1: MEMCON: EXTERNAL MEMORY BUS CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-----|-----|-------|-------|
| EBDIS | — | WAIT1 | WAIT0 | — | — | WM1 | WM0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | S = Settable bit | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | EBDIS: External Bus Disable bit | | | | |
|---------|---|--|--|--|--|
| | 1 = External bus enabled when microcontroller accesses external memory; otherwise, all external bus drivers are mapped as I/O ports | | | | |
| | 0 = External bus always enabled, I/O ports are disabled | | | | |
| bit 6 | Unimplemented: Read as '0' | | | | |
| bit 5-4 | 4 WAIT<1:0>: Table Reads and Writes Bus Cycle Wait Count bits | | | | |
| | 11 = Table reads and writes will wait 0 Tcy | | | | |
| | 10 = Table reads and writes will wait 1 TCY | | | | |
| | 01 = Table reads and writes will wait 2 TCY | | | | |
| | 00 = Table reads and writes will wait 3 Tcy | | | | |
| bit 3-2 | Unimplemented: Read as '0 | | | | |
| bit 1-0 | WM<1:0>: TBLWT Operation with 16-Bit Data Bus Width Select bits | | | | |
| | 1x = Word Write mode: TABLAT0 and TABLAT1 word output; $\overline{\text{WRH}}$ active when TABLAT1 written 01 = Byte Select mode: TABLAT data copied on both MSB and LSB; $\overline{\text{WRH}}$ and $(\overline{\text{UB}}$ or LB) will activate 00 = Byte Write mode: TABLAT data copied on both MSB and LSB; $\overline{\text{WRH}}$ or $\overline{\text{WRL}}$ will activate | | | | |

8.2 Address and Data Width

The PIC18F87J10 family of devices can be independently configured for different address and data widths on the same memory bus. Both address and data width are set by Configuration bits in the CONFIG3L register. As Configuration bits, this means that these options can only be configured by programming the device and are not controllable in software.

The BW bit selects an 8-bit or 16-bit data bus width. Setting this bit (default) selects a data width of 16 bits.

The EMB<1:0> bits determine both the program memory operating mode and the address bus width. The available options are 20-bit, 16-bit and 12-bit, as well as Microcontroller mode (external bus disabled). Selecting a 16-bit or 12-bit width makes a corresponding number of high-order lines available for I/O functions. These pins are no longer affected by the setting of the EBDIS bit. For example, selecting a 16-Bit Addressing mode (EMB<1:0> = 01) disables A<19:16> and allows PORTH<3:0> to function without interruptions from the bus. Using the smaller address widths allows users to tailor the memory bus to the size of the external memory space for a particular design while freeing up pins for dedicated I/O operation.

Because the EMB bits have the effect of disabling pins for memory bus operations, it is important to always select an address width at least equal to the data width. If a 12-bit address width is used with a 16-bit data width, the upper four bits of data will not be available on the bus.

All combinations of address and data widths require multiplexing of address and data information on the same lines. The address and data multiplexing, as well as I/O ports made available by the use of smaller address widths, are summarized in Table 8-2.

8.2.1 ADDRESS SHIFTING ON THE EXTERNAL BUS

By default, the address presented on the external bus is the value of the PC. In practical terms, this means that addresses in the external memory device below the top of on-chip memory are unavailable to the microcontroller. To access these physical locations, the glue logic between the microcontroller and the external memory must somehow translate addresses.

To simplify the interface, the external bus offers an extension of Extended Microcontroller mode that automatically performs address shifting. This feature is controlled by the EASHFT Configuration bit. Setting this bit offsets addresses on the bus by the size of the microcontroller's on-chip program memory and sets the bottom address at 0000h. This allows the device to use the entire range of physical addresses of the external memory.

8.2.2 21-BIT ADDRESSING

As an extension of 20-bit address width operation, the external memory bus can also fully address a 2-Mbyte memory space. This is done by using the Bus Address bit 0 (BA0) control line as the Least Significant bit of the address. The UB and LB control signals may also be used with certain memory devices to select the upper and lower bytes within a 16-bit wide data word.

This addressing mode is available in both 8-Bit and certain 16-Bit Data Width modes. Additional details are provided in Section 8.6.3 "16-Bit Byte Select Mode" and Section 8.7 "8-Bit Mode".

| TABLE 6-2. ADDRESS AND DATA LINEST ON DITTERENT ADDRESS AND DATA WIDTIS | | | | | |
|---|---------------|--|---|-----------------------------|--|
| Data Width | Address Width | Multiplexed Data and Address Lines (and Corresponding Ports) | Address Only Lines (and Corresponding Ports) | Ports Available for I/O | |
| 8-Bit | 12-Bit | AD<7:0> (PORTD<7:0>) | AD<11:8> (PORTE<3:0>) | PORTE<7:4>, All of PORTH | |
| | 16-Bit | | AD<15:8> (PORTE<7:0>) | All of PORTH | |
| | 20-Bit | | A<19:16>, AD<15:8> (PORTH<3:0>, PORTE<7:0>) | _ | |
| 16-Bit | 16-Bit | AD<15:0> (PORTD<7:0>, PORTE<7:0>) | — | All of PORTH | |
| | 20-Bit | | A<19:16> (PORTH<3:0>) | _ | |

TABLE 8-2: ADDRESS AND DATA LINES FOR DIFFERENT ADDRESS AND DATA WIDTHS

8.3 Wait States

While it may be assumed that external memory devices will operate at the microcontroller clock rate, this is often not the case. In fact, many devices require longer times to write or retrieve data than the time allowed by the execution of table read or table write operations.

To compensate for this, the external memory bus can be configured to add a fixed delay to each table operation using the bus. Wait states are enabled by setting the WAIT Configuration bit. When enabled, the amount of delay is set by the WAIT<1:0> bits (MEMCON<5:4>). The delay is based on multiples of microcontroller instruction cycle time and are added following the instruction cycle when the table operation is executed. The range is from no delay to 3 TCY (default value).

8.4 Port Pin Weak Pull-ups

With the exception of the upper address lines, A<19:16>, the pins associated with the external memory bus are equipped with weak pull-ups. The pull-ups are controlled by the upper three bits of the PORTG register. They are named RDPU, REPU and RJPU and control pull-ups on PORTD, PORTE and PORTJ, respectively. Clearing one of these bits enables the corresponding pull-ups for that port. All pull-ups are disabled by default on all device Resets.

8.5 Program Memory Modes and the External Memory Bus

The PIC18F87J10 family of devices is capable of operating in one of two program memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depend on the program memory mode selected, as well as the setting of the EBDIS bit.

In **Microcontroller Mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted. The Reset value of EBDIS ('0') is ignored and EMB pins behave as I/O ports.

In **Extended Microcontroller Mode**, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing table read/table write operations on the external program memory space, the pins will have the external bus function.

If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports. If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports.

If the device is executing out of internal memory when EBDIS = 0, the memory bus address/data and control pins will not be active. They will go to a state where the active address/data pins are tri-state; the \overline{CE} , \overline{OE} , \overline{WRH} , \overline{WRL} , \overline{UB} and \overline{LB} signals are '1' and ALE and BA0 are '0'. Note that only those pins associated with the current address width are forced to tri-state; the other pins continue to function as I/O. In the case of 16-bit address width, for example, only AD<15:0> (PORTD and PORTE) are affected; A<19:16> (PORTH<3:0>) continue to function as I/O.

In all external memory modes, the bus takes priority over any other peripherals that may share pins with it. This includes the Parallel Slave Port and serial communications modules which would otherwise take priority over the I/O port.

8.6 16-Bit Data Width Modes

In 16-Bit Data Width mode, the external memory interface can be connected to external memories in three different configurations:

- 16-Bit Byte Write
- 16-Bit Word Write
- 16-Bit Byte Select


The configuration to be used is determined by the WM<1:0> bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. Following the address latch, the Output Enable signal (\overline{OE}) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

8.6.1 16-BIT BYTE WRITE MODE

Figure 8-1 shows an example of 16-Bit Byte Write mode for PIC18F87J10 family devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories. During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD<15:0> bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.



© 2009 Microchip Technology Inc.

8.6.2 16-BIT WORD WRITE MODE

Figure 8-2 shows an example of 16-Bit Word Write mode for PIC18F65J10 devices. This mode is used for word-wide memories which include some of the EPROM and Flash type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD<15:0> bus. The contents of the holding latch are presented on the lower byte of the AD<15:0> bus.

<u>The WRH</u> signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the LSb of the TBLPTR, but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location.





FIGURE 8-2: 16-BIT WORD WRITE MODE EXAMPLE

8.6.3 16-BIT BYTE SELECT MODE

Figure 8-3 shows an example of 16-Bit Byte Select mode. This mode allows table write operations to word-wide external memories with byte selection capability. This generally includes both word-wide Flash and SRAM devices.

During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD<15:0> bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written, based on the Least Significant bit of the TBLPTR register. Flash and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard static RAM memories, on the other hand, use the UB or LB signals to select the byte.





8.6.4 16-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 8-4 and Figure 8-5.







FIGURE 8-5: EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE)



8.7 8-Bit Mode

In 8-Bit Data Width mode, the external memory bus operates only in Multiplexed mode; that is, data shares the 8 Least Significant bits of the address bus.

Figure 8-6 shows an example of 8-Bit Multiplexed mode for 80-pin devices. This mode is used for a single 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (TCY). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 TCY (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered, along with setup and hold times.

The Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. The Output Enable signal (OE)

will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The Least Significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing. It is inactive (asserted high) whenever the device is in Sleep mode.

This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD<15:0> bus. The appropriate level of the BA0 control line is strobed on the LSb of the TBLPTR.




FIGURE 8-6: 8-BIT MULTIPLEXED MODE EXAMPLE

8.7.1 **8-BIT MODE TIMING**

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 8-7 and Figure 8-8.





FIGURE 8-7: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED

EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED FIGURE 8-8: MICROCONTROLLER MODE)



8.8 Operation in Power-Managed Modes

In alternate power-managed Run modes, the external bus continues to operate normally. If a clock source with a lower speed is selected, bus operations will run at that speed. In these cases, excessive access times for the external memory may result if wait states have been enabled and added to external memory operations. If operations in a lower power Run mode are anticipated, users should provide in their applications for adjusting memory access times at the lower clock speeds. In Sleep and Idle modes, the microcontroller core does not need to access data; bus operations are suspended. The state of the external bus is frozen, with the address/data pins and most of the control pins holding at the same state they were in when the mode was invoked. The only potential changes are the \overline{CE} , \overline{LB} and \overline{UB} pins, which are held at logic high.

NOTES:

9.0 8 x 8 HARDWARE MULTIPLIER

9.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 9-1.

9.2 Operation

Example 9-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

| MOVF | ARG1, | W | ; | |
|-------|-------|---|---|----------------|
| MULWF | ARG2 | | ; | ARG1 * ARG2 -> |
| | | | ; | PRODH: PRODL |
| | | | | |

EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE

| MOVF | ARG1, W | | |
|-------|----------|-----|---------------|
| MULWF | ARG2 | ; A | RG1 * ARG2 -> |
| | | ; P | RODH:PRODL |
| BTFSC | ARG2, SB | ; T | est Sign Bit |
| SUBWF | PRODH, F | ; P | RODH = PRODH |
| | | ; | - ARG1 |
| MOVF | ARG2, W | | |
| BTFSC | ARG1, SB | ; T | est Sign Bit |
| SUBWF | PRODH, F | ; P | RODH = PRODH |
| | | ; | - ARG2 |
| | | | |

| | | Program | Cycles | Time | | | |
|------------------|---------------------------|-------------------|--------|----------|----------|---------|--|
| Routine | Multiply Method | Memory (Words) | (Max) | @ 40 MHz | @ 10 MHz | @ 4 MHz | |
| 8 x 8 unsigned | Without Hardware Multiply | 13 | 69 | 6.9 μs | 27.6 μs | 69 μs | |
| o x o unsigned | Hardware Multiply | 1 | 1 | 100 ns | 400 ns | 1 μs | |
| 9 x 9 signad | Without Hardware Multiply | 33 | 91 | 9.1 μs | 36.4 μs | 91 μs | |
| 8 x 8 signed | Hardware Multiply | 6 | 6 | 600 ns | 2.4 μs | 6 μs | |
| 16 x 16 unsigned | Without Hardware Multiply | 21 | 242 | 24.2 μs | 96.8 μs | 242 μs | |
| To x To unsigned | Hardware Multiply | 28 | 28 | 2.8 μs | 11.2 μs | 28 μs | |
| 16 x 16 signed | Without Hardware Multiply | 52 | 254 | 25.4 μs | 102.6 μs | 254 μs | |
| 16 x 16 signed | Hardware Multiply | 35 | 40 | 4.0 μs | 16.0 μs | 40 μs | |

TABLE 9-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 9-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

| RES3:RES0 | = | into into into into into into into into |
|-----------|---|--|
| | = | $(ARG1H \bullet ARG2H \bullet 2^{16}) +$ |
| | | $(ARG1H \bullet ARG2L \bullet 2^8) +$ |
| | | $(ARG1L \bullet ARG2H \bullet 2^8) +$ |
| | | $(ARG1L \bullet ARG2L)$ |
| | | |

EXAMPLE 9-3: 16 x 16 UNSIGNED

MULTIPLY ROUTINE

| | MOVF | ARG1L, W | |
|---|--------|-------------|-------------------|
| | MULWF | ARG2L | ; ARG1L * ARG2L-> |
| | | | ; PRODH:PRODL |
| | MOVFF | PRODH, RES1 | ; |
| | MOVFF | PRODL, RESO | ; |
| ; | | | |
| | MOVF | ARG1H, W | |
| | MULWF | ARG2H | ; ARG1H * ARG2H-> |
| | | | ; PRODH:PRODL |
| | MOVFF | PRODH, RES3 | ; |
| | MOVFF | PRODL, RES2 | ; |
| ; | | | |
| | MOVF | ARG1L, W | |
| | MULWF | ARG2H | ; ARG1L * ARG2H-> |
| | | | ; PRODH:PRODL |
| | MOVF | PRODL, W | ; |
| | ADDWF | RES1, F | ; Add cross |
| | MOVF | PRODH, W | ; products |
| | ADDWFC | RES2, F | ; |
| | CLRF | WREG | ; |
| | ADDWFC | RES3, F | ; |
| ; | | | |
| | MOVF | ARG1H, W | ; |
| | MULWF | ARG2L | ; ARG1H * ARG2L-> |
| | | | ; PRODH:PRODL |
| | MOVF | PRODL, W | ; |
| | ADDWF | RES1, F | ; Add cross |
| | MOVF | PRODH, W | ; products |
| | ADDWFC | RES2, F | ; |
| | CLRF | WREG | ; |
| | ADDWFC | RES3, F | ; |
| | | | |

Example 9-4 shows the sequence to do a 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 9-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

| | = ARG1H:ARG1L • ARG2H:ARG2L |
|---|---|
| = | $= (ARG1H \bullet ARG2H \bullet 2^{16}) +$ |
| | $(ARG1H \bullet ARG2L \bullet 2^8) +$ |
| | $(ARG1L \bullet ARG2H \bullet 2^8) +$ |
| | $(ARG1L \bullet ARG2L) +$ |
| | $(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$ |
| | $(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$ |
| | |

EXAMPLE 9-4: 16 x 16 SIGNED MULTIPLY ROUTINE

| Ν | IOVF | ARG1L, | W | | |
|------|----------|----------|----------|---|------------------|
| Ν | 4ULWF | ARG2L | | ; | ARG1L * ARG2L -> |
| | | | | ; | PRODH:PRODL |
| Ν | IOVFF | PRODH, | RES1 | ; | |
| | | PRODL, | | ; | |
| ; | 10111 | 1110227 | 1.200 | ' | |
| | 40VF | ARG1H, | W | | |
| | 1ULWF | | | | ARG1H * ARG2H -> |
| 1 | 101111 | 111(0211 | | | PRODH:PRODL |
| Ν | IOVFF | PRODH, | DEG3 | ; | 11(0011.11(0001 |
| | | PRODL, | | ; | |
| ; | 10 1 1 1 | I RODL, | NEO2 | ' | |
| | IOVF | ARG1L, | TAT | | |
| | | - | VV | | ARG1L * ARG2H -> |
| Ľ | 4ULWF | AKGZI | | | PRODH:PRODL |
| | 0170 | DDODI | 1.7 | | PRODE |
| | | PRODL, | | ; | |
| | | RES1, H | | | Add cross |
| | | PRODH, | | | products |
| | ADDWFC | | <u>'</u> | ; | |
| | CLRF | | _ | ; | |
| I | ADDWFC | RES3, H | <u>'</u> | ; | |
| ; | | | | | |
| | IOVF | | W | ; | |
| Ν | 4ULWF | ARG2L | | | ARG1H * ARG2L -> |
| | | | | ; | PRODH:PRODL |
| | | PRODL, | | ; | |
| | | RES1, H | | | Add cross |
| | | PRODH, | | | products |
| | ADDWFC | - | - | ; | |
| | | WREG | | ; | |
| I | ADDWFC | RES3, I | 1 | ; | |
| ; | | | | | |
| | BTFSS | | | | ARG2H:ARG2L neg? |
| | | SIGN_AF | | ; | no, check ARG1 |
| | | ARG1L, | W | ; | |
| | | RES2 | | ; | |
| Ν | IOVF | ARG1H, | W | ; | |
| 5 | SUBWFB | RES3 | | | |
| ; | | | | | |
| | ARG1 | | | | |
| E | | | | | ARG1H:ARG1L neg? |
| | | CONT_CO | DDE | ; | no, done |
| Ν | IOVF | ARG2L, | W | ; | |
| | | RES2 | | ; | |
| Ν | IOVF | ARG2H, | W | ; | |
| 5 | SUBWFB | RES3 | | | |
| ; | | | | | |
| CONT | CODE | | | | |
| : | | | | | |
| 1 | | | | | |

10.0 INTERRUPTS

Members of the PIC18F87J10 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

There are thirteen registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.


When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.





10.1 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

| - | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
|------------|-----------|--------|---------------|-------|--------|---------------|---------------------|
| GIE/GIEH P | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INT0IF | RBIF ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | |
|-------------------|------------------|-----------------------------|-----------------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | mplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

| bit 7 | GIE/GIEH: Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts <u>When IPEN = 1:</u> 1 = Enables all high-priority interrupts 0 = Disables all interrupts |
|---------|---|
| bit 6 | PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low-priority peripheral interrupts 0 = Disables all low-priority peripheral interrupts 0 = Disables all low-priority peripheral interrupts |
| bit 5 | TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt |
| bit 4 | INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt 0 = Disables the INTO external interrupt |
| bit 3 | RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt |
| bit 2 | TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow |
| bit 1 | INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared in software) 0 = The INTO external interrupt did not occur |
| bit 0 | RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾ 1 = At least one of the RB<7:4> pins changed state (must be cleared in software) 0 = None of the RB<7:4> pins have changed state |
| Note 1: | A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow |

the bit to be cleared.

| R/W-' | 1 R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | | |
|------------------------|--------------------------------|---|------------------|--------------|------------------|-----------------|--------|--|--|
| RBPL | J INTEDG0 | INTEDG1 | INTEDG2 | INTEDG3 | TMR0IP | INT3IP | RBIP | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | L:4 | | monted bit mean | l aa (0) | | | |
| R = Read -n = Value | | W = Writable '1' = Bit is set | | 0 = Unimpler | mented bit, read | | 0.11/2 | | |
| | | I - DILIS SEL | | | | x = Bit is unkn | IOWIT | | |
| bit 7 | RBPU : PORT | B Pull-up Enal | ble bit | | | | | | |
| | | B pull-ups are | | | | | | | |
| | 0 = PORTB p | pull-ups are enabled by individual port latch values | | | | | | | |
| bit 6 | | ternal Interrupt | t 0 Edge Selec | t bit | | | | | |
| | | on rising edge on falling edge | | | | | | | |
| bit 5 | • | ternal Interrupt | | t hit | | | | | |
| Sit 0 | | on rising edge | t i Lugo obiot | | | | | | |
| | | on falling edge | 1 | | | | | | |
| bit 4 | INTEDG2: Ex | ternal Interrupt | t 2 Edge Seled | t bit | | | | | |
| | | 1 = Interrupt on rising edge | | | | | | | |
| h:4 0 | • | on falling edge | | . L :L | | | | | |
| bit 3 | | INTEDG3: External Interrupt 3 Edge Select bit 1 = Interrupt on rising edge | | | | | | | |
| | | on falling edge | ! | | | | | | |
| bit 2 | TMR0IP: TMF | R0 Overflow Int | terrupt Priority | bit | | | | | |
| | 1 = High prio | | | | | | | | |
| | 0 = Low prior | - | | | | | | | |
| bit 1 | | External Interr | upt Priority bit | | | | | | |
| | 1 = High prio 0 = Low prior | | | | | | | | |
| bit 0 | • | rt Change Inter | rupt Priority bi | it | | | | | |
| | 1 = High prio | | | | | | | | |
| | 0 = Low prior | ity | | | | | | | |
| Note: | | | | | | | | | |

REGISTER 10-2: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 10-3: INTCON3: INTERRUPT CONTROL REGISTER 3

| R/W | -1 R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|-------------------|-------------------|---|-----------------|------------------|-----------------|-----------------|------------------|--|--|--|
| INT2 | IP INT1IP | INT3IE | INT2IE | INT1IE | INT3IF | INT2IF | INT1IF | | | |
| bit 7 | | | | | | | bit 0 | | | |
| Legend | | | | | | | | | | |
| - | dable bit | W = Writable | bit | U = Unimplei | mented bit, rea | d as '0' | | | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is cle | | x = Bit is unki | nown | | | |
| | | | | | | | | | | |
| bit 7 | | IT2 External Interr | upt Priority bi | t | | | | | | |
| | 1 = High | , , | | | | | | | | |
| bit 6 | 0 = Low p | IT1 External Interr | unt Driarity hi | + | | | | | | |
| DILO | 1 = High | | | L | | | | | | |
| | 0 = Low p | | | | | | | | | |
| bit 5 | INT3IE: IN | IT3 External Interr | upt Enable bi | t | | | | | | |
| | 1 = Enabl | es the INT3 exter | nal interrupt | | | | | | | |
| | 0 = Disab | les the INT3 exter | mal interrupt | | | | | | | |
| bit 4 | | IT2 External Interr | - | t | | | | | | |
| | | es the INT2 exter les the INT2 exter | | | | | | | | |
| bit 3 | | IT1 External Interr | | + | | | | | | |
| DIL 3 | | es the INT1 extern | • | L | | | | | | |
| | | les the INT1 exter | | | | | | | | |
| bit 2 | INT3IF: IN | IT3 External Interr | upt Flag bit | | | | | | | |
| | | NT3 external inter | | ` | ed in software) | 1 | | | | |
| | | NT3 external inter | • | cur | | | | | | |
| bit 1 | | IT2 External Interr | | | | | | | | |
| | | 1 = The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur | | | | | | | | |
| bit 0 | | IT1 External Interr | • | cui | | | | | | |
| | | NT1 external inter | | (must be clear | ed in software) | | | | | |
| | | NT1 external inter | | | | | | | | |
| Note: | | its are set when a | | | | | | | | |
| | | e global interrupt e | | | | | errupt flag bits | | | |
| | are clear prior t | o enabling an inte | rrupt. This fea | ature allows for | software pollir | ng. | | | | |

10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit |
|-------|---|
| | 1 = A read or write operation has taken place (must be cleared in software) |
| 1.1.0 | 0 = No read or write has occurred |
| bit 6 | ADIF: A/D Converter Interrupt Flag bit |
| | 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete |
| bit 5 | RC1IF: EUSART1 Receive Interrupt Flag bit |
| | 1 = The EUSART1 receive buffer, RCREGx, is full (cleared when RCREGx is read) 0 = The EUSART1 receive buffer is empty |
| bit 4 | TX1IF: EUSART1 Transmit Interrupt Flag bit |
| | 1 = The EUSART1 transmit buffer, TXREGx, is empty (cleared when TXREGx is written) 0 = The EUSART1 transmit buffer is full |
| bit 3 | SSP1IF: Master Synchronous Serial Port 1 Interrupt Flag bit |
| | 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive |
| bit 2 | CCP1IF: ECCP1 Interrupt Flag bit |
| | Capture mode: |
| | 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred |
| | Compare mode: |
| | 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred |
| | <u>PWM mode:</u> Unused in this mode. |
| bit 1 | TMR2IF: TMR2 to PR2 Match Interrupt Flag bit |
| | 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred |
| bit 0 | TMR1IF: TMR1 Overflow Interrupt Flag bit |
| | 1 = TMR1 register overflowed (must be cleared in software) |
| | 0 = TMR1 register did not overflow |
| | |

REGISTER 10-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

| R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | |
|---------------|---|---------------------------------------|----------------|----------------------------------|-----------------|-------------------|--------|--|--|
| OSCFIF | CMIF | | _ | BCL1IF | _ | TMR3IF | CCP2IF | | |
| bit 7 | | | | | | | bit (| | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readabl | | W = Writable | | • | nented bit, rea | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | |
| | | | | | | | | | |
| bit 7 | | cillator Fail Inte | | | | | | | |
| | | oscillator failed, clock operating | clock input ha | as changed to I | NTRC (must b | be cleared in sof | tware) | | |
| bit 6 | CMIF: Comp | arator Interrupt | Flag bit | | | | | | |
| | | • | . . | t be cleared in s | software) | | | | |
| | 0 = Compar | ator input has r | ot changed | | | | | | |
| bit 5-4 | Unimpleme | n ted: Read as ' | 0' | | | | | | |
| bit 3 | BCL1IF: Bus Collision Interrupt Flag bit (MSSP1 module) | | | | | | | | |
| | | | | ared in software | e) | | | | |
| | 0 = No bus of | collision occurre | ed | | | | | | |
| bit 2 | Unimpleme | nted: Read as ' | 0' | | | | | | |
| bit 1 | TMR3IF: TM | R3 Overflow In | terrupt Flag b | it | | | | | |
| | | egister overflow | | cleared in softwa | are) | | | | |
| bit 0 | CCP2IF: EC | CP2 Interrupt F | lag bit | | | | | | |
| | Capture mod | | 0 | | | | | | |
| | 1 = A TMR1 | /TMR3 register | capture occu | rred (must be c | leared in softv | vare) | | | |
| | 0 = No TMR | 1/TMR3 registe | er capture occ | curred | | | | | |
| | Compare mo | | | | | | | | |
| | | 0 | | tch occurred (m match occurre | | d in software) | | | |
| | PWM mode: | 0 | | | | | | | |
| | Unused in th | | | | | | | | |

| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
|---------------|---|--|------------------|------------------|-------------------|----------------|--------|--|--|--|--|
| SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | | | | |
| bit 7 | | | • | • | | • | bit | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable | e bit | W = Writable | e bit | U = Unimple | mented bit, read | 1 as '0' | | | | | |
| -n = Value at | POR | '1' = Bit is se | et | '0' = Bit is cle | eared | x = Bit is unk | nown | | | | |
| | | | | | | | | | | | |
| bit 7 | | - | | 2 Interrupt Flag | - | | | | | | |
| | | nsmission/rece to transmit/rec | | ete (must be cle | eared in softwar | e) | | | | | |
| bit 6 | BCL2IF: Bu | s Collision Inte | rrupt Flag bit (| MSSP2 module | e) | | | | | | |
| | | A bus collision occurred (must be cleared in software) | | | | | | | | | |
| | | collision occur | | | | | | | | | |
| bit 5 | | SART2 Receive | | | arad whan DCC | | | | | | |
| | | SART2 Receiv | | | ared when RCF | (EGX is read) | | | | | |
| bit 4 | | ART2 Transmi | | | | | | | | | |
| | 1 = The EUSART2 Transmit Buffer, TXREGx, is empty (cleared when TXREGx is written) | | | | | | | | | | |
| | | SART2 Transn | | | | | | | | | |
| bit 3 | | IR4 to PR4 Ma | - | - | (1,,) | | | | | | |
| | 1 = TMR4 to PR4 match occurred (must be cleared in software) 0 = No TMR4 to PR4 match occurred | | | | | | | | | | |
| bit 2 | | CP5 Interrupt FI | | | | | | | | | |
| | Capture mode: | | | | | | | | | | |
| | 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred | | | | | | | | | | |
| | Compare me | ode: | · | | | | | | | | |
| | | • | • | • | nust be cleared | in software) | | | | | |
| | PWM mode: | R1/TMR3 regist | er compare n | atch occurred | | | | | | | |
| | Unused in th | - | | | | | | | | | |
| bit 1 | CCP4IF: CC | CP4 Interrupt FI | ag bit | | | | | | | | |
| | Capture mo | | | | | | | | | | |
| | 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred | | | | | | | | | | |
| | Compare me | - | | Junea | | | | | | | |
| | 1 = A TMR' | 1/TMR3 registe | | | nust be cleared | in software) | | | | | |
| | | R1/TMR3 regist | er compare m | atch occurred | | | | | | | |
| | <u>PWM mode:</u> Unused in th | | | | | | | | | | |
| bit 0 | | CP3 Interrupt | Flag bit | | | | | | | | |
| | Capture mo | • | 0 | | | | | | | | |
| | | 1/TMR3 registe R1/TMR3 regist | • | • | cleared in softwa | are) | | | | | |
| | Compare me | ode: | · | | | | | | | | |
| | | | | | nust be cleared | in software) | | | | | |
| | 0 = No IMF PWM mode: | R1/TMR3 regist | er compare m | atch occurred | | | | | | | |
| | | <u>.</u> | | | | | | | | | |

10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 10-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt |
|-------|---|
| bit 6 | ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt |
| bit 5 | RC1IE: EUSART1 Receive Interrupt Enable bit 1 = Enables the EUSART1 receive interrupt 0 = Disables the EUSART1 receive interrupt |
| bit 4 | TX1IE: EUSART1 Transmit Interrupt Enable bit 1 = Enables the EUSART1 transmit interrupt 0 = Disables the EUSART1 transmit interrupt |
| bit 3 | SSP1IE: Master Synchronous Serial Port 1 Interrupt Enable bit 1 = Enables the MSSP1 interrupt 0 = Disables the MSSP1 interrupt |
| bit 2 | CCP1IE: ECCP1 Interrupt Enable bit 1 = Enables the ECCP1 interrupt 0 = Disables the ECCP1 interrupt |
| bit 1 | TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt |
| bit 0 | TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt |

| R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | | |
|-----------------|--------------|--------------------|--------------|------------------|------------------|-----------------|--------|--|--|--|
| OSCFIE | CMIE | — | _ | BCL1IE | — | TMR3IE | CCP2IE | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | bit | W = Writable I | bit | • | mented bit, read | as '0' | | | | |
| -n = Value at I | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | nown | | | |
| | | | | | | | | | | |
| bit 7 | OSCFIE: Osc | illator Fail Inter | rupt Enable | bit | | | | | | |
| | 1 = Enabled | | | | | | | | | |
| | 0 = Disabled | | | | | | | | | |
| bit 6 | | arator Interrupt | Enable bit | | | | | | | |
| | 1 = Enabled | | | | | | | | | |
| | 0 = Disabled | | | | | | | | | |
| bit 5-4 | Unimplemen | ted: Read as '0 |)' | | | | | | | |
| bit 3 | BCL1IE: Bus | Collision Interr | upt Enable b | it (MSSP1 mod | lule) | | | | | |
| | 1 = Enabled | | | | | | | | | |
| | 0 = Disabled | | | | | | | | | |
| bit 2 | Unimplemen | ted: Read as ' |)' | | | | | | | |
| bit 1 | TMR3IE: TM | R3 Overflow Int | errupt Enabl | e bit | | | | | | |
| | 1 = Enabled | | | | | | | | | |
| | 0 = Disabled | | | | | | | | | |
| bit 0 | CCP2IE: ECO | CP2 Interrupt E | nable bit | | | | | | | |
| | 1 = Enabled | | | | | | | | | |
| | 0 = Disabled | 0 = Disabled | | | | | | | | |

REGISTER 10-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------|-----------------------------|------------------|----------------|------------------|------------------|-----------------|--------|
| SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | W = Writable | | • | nented bit, read | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| bit 7 | SSD2IE: Mas | ter Synchronou | is Serial Port | 2 Interrupt Ena | ble hit | | |
| | 1 = Enabled | ster Synchronot | | | | | |
| | 0 = Disabled | | | | | | |
| bit 6 | BCL2IE: Bus | Collision Interr | upt Enable bi | t (MSSP2 mod | ule) | | |
| | 1 = Enabled | | | | | | |
| | 0 = Disabled | | | | | | |
| bit 5 | | ART2 Receive I | nterrupt Enat | ole bit | | | |
| | 1 = Enabled 0 = Disabled | | | | | | |
| bit 4 | | RT2 Transmit | nterrupt Enal | ble bit | | | |
| | 1 = Enabled | | | | | | |
| | 0 = Disabled | | | | | | |
| bit 3 | TMR4IE: TM | R4 to PR4 Mate | h Interrupt E | nable bit | | | |
| | 1 = Enabled | | | | | | |
| | 0 = Disabled | | | | | | |
| bit 2 | | P5 Interrupt Ena | able bit | | | | |
| | 1 = Enabled 0 = Disabled | | | | | | |
| bit 1 | | P4 Interrupt Ena | able bit | | | | |
| | 1 = Enabled | | | | | | |
| | 0 = Disabled | | | | | | |
| bit 0 | CCP3IE: ECO | CP3 Interrupt E | nable bit | | | | |
| | 1 = Enabled | | | | | | |
| | 0 = Disabled | | | | | | |

REGISTER 10-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

10.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 10-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|---------------|---|------------------|------------------|---|------------------|-----------------|--------|
| PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | W = Writable | | | mented bit, read | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| bit 7 | PSPIP : Parall | el Port Read/V | Vrite Interrupt | Priority bit | | | |
| | 1 = High prio 0 = Low prior | rity | | , i i i i i i i i i i i i i i i i i i i | | | |
| bit 6 | ADIP: A/D Co 1 = High prio 0 = Low prior | • | pt Priority bit | | | | |
| bit 5 | RC1IP: EUSA 1 = High prio 0 = Low prior | | Interrupt Prior | ity bit | | | |
| bit 4 | TX1IP: EUSA | RT1 Transmit | Interrupt Prior | ity bit | | | |
| | 1 = High prio 0 = Low prior | • | | | | | |
| bit 3 | SSP1IP: Mas 1 = High prio 0 = Low prior | rity | us Serial Port | 1 Interrupt Pric | prity bit | | |
| bit 2 | CCP1IP: ECC 1 = High prio 0 = Low prior | • | riority bit | | | | |
| bit 1 | TMR2IP: TMF 1 = High prio 0 = Low prior | • | ch Interrupt Pi | riority bit | | | |
| bit 0 | TMR1IP: TMF 1 = High prio 0 = Low prior | | terrupt Priority | / bit | | | |

REGISTER 10-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

| R/W-1 | R/W-1 | U-0 | U-0 | R/W-1 | U-0 | R/W-1 | R/W-1 |
|-----------------|--------------------------------|--------------------|-----------------|------------------|-----------------|-----------------|--------|
| OSCFIP | CMIP | | | BCL1IP | — | TMR3IP | CCP2IP |
| bit 7 | · | · | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, rea | d as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 7 | | illator Fail Inter | rupt Priority b | bit | | | |
| | 1 = High prio | • | | | | | |
| h ii 0 | 0 = Low prior | , | | | | | |
| bit 6 | • | arator Interrupt | Priority bit | | | | |
| | 1 = High prio 0 = Low prior | | | | | | |
| bit 5-4 | • | ted: Read as ' | ר י | | | | |
| bit 3 | • | Collision Interr | | t (MSSD1 mod | | | |
| DIL 3 | 1 = High prio | | | | ule) | | |
| | 0 = Low prior | | | | | | |
| bit 2 | • | ted: Read as ' | o' | | | | |
| bit 1 | TMR3IP: TM | R3 Overflow Int | errupt Priority | / bit | | | |
| | 1 = High prio | | | | | | |
| | 0 = Low prior | • | | | | | |
| bit 0 | CCP2IP: ECO | CP2 Interrupt P | riority bit | | | | |
| | 1 = High prio | rity | - | | | | |
| | 0 = Low prior | rity | | | | | |

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | | | |
|---------------|--|------------------|------------------|------------------|----------------------|--------|--------------------|--|--|--|
| SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | | | |
| bit 7 | | | | | | | bit C | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | | W = Writable | | | nented bit, read | | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | '0' = Bit is cleared | | x = Bit is unknown | | | |
| bit 7 | SSD2ID: Mo | ator Synahrono | us Sarial Dart | 2 Interrupt Drie | vrity bit | | | | | |
| | | • | us Senai Port | 2 Interrupt Pric | DILY DIL | | | | | |
| | 1 = High pric 0 = Low pric | | | | | | | | | |
| bit 6 | • | • | rupt Priority bi | it (MSSP2 mod | ule) | | | | | |
| | 1 = High prio | | | | | | | | | |
| | 0 = Low pric | ority | | | | | | | | |
| bit 5 | RC2IP: EUSART2 Receive Interrupt Priority bit | | | | | | | | | |
| | 1 = High priority | | | | | | | | | |
| L:1 | 0 = Low pric | • | Interrupt Drie | | | | | | | |
| bit 4 | TX2IP: EUSART2 Transmit Interrupt Priority bit 1 = High priority | | | | | | | | | |
| | 0 = Low price | • | | | | | | | | |
| bit 3 | TMR4IE: TMR4 to PR4 Interrupt Priority bit | | | | | | | | | |
| | 1 = High priority | | | | | | | | | |
| | 0 = Low price | ority | | | | | | | | |
| bit 2 | CCP5IP: CC | P5 Interrupt Pr | iority bit | | | | | | | |
| | 1 = High priority | | | | | | | | | |
| | 0 = Low pric | • | | | | | | | | |
| bit 1 | CCP4IP: CCP4 Interrupt Priority bit | | | | | | | | | |
| | 1 = High priority 0 = Low priority | | | | | | | | | |
| bit 0 | | CP3 Interrupt F | Priority hit | | | | | | | |
| | 1 = High pric | • | nonty bit | | | | | | | |
| | 0 = Low price | | | | | | | | | |

REGISTER 10-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

10.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 10-13: RCON: RESET CONTROL REGISTER

| R/W-0 | U-0 | U-0 | R/W-1 | R-1 | R-1 | R/W-0 | R/W-0 |
|-------|-----|-----|-------|-----|-----|-------|-------|
| IPEN | — | _ | RI | ТО | PD | POR | BOR |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) |
|---------|--|
| bit 6-5 | Unimplemented: Read as '0' |
| bit 4 | RI: RESET Instruction Flag bit |
| | For details of bit operation, see Register 4-1. |
| bit 3 | TO: Watchdog Time-out Flag bit |
| | For details of bit operation, see Register 4-1. |
| bit 2 | PD: Power-Down Detection Flag bit |
| | For details of bit operation, see Register 4-1. |
| bit 1 | POR: Power-on Reset Status bit ⁽²⁾ |
| | For details of bit operation, see Register 4-1. |
| bit 0 | BOR: Brown-out Reset Status bit |
| | For details of bit operation, see Register 4-1. |

10.6 INTx Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from the power-managed modes if bit, INTxIE, was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0. It is always a high-priority interrupt source.

10.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 12.0 "Timer0 Module" for further details on the Timer0 module.

10.8 PORTB Interrupt-on-Change

An input-on-change PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

10.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 6.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 10-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

| MOVWF | W_TEMP | ; W_TEMP is in virtual bank |
|--------|---------------------|--------------------------------|
| MOVFF | STATUS, STATUS_TEMP | ; STATUS_TEMP located anywhere |
| MOVFF | BSR, BSR_TEMP | ; BSR_TMEP located anywhere |
| ; | | |
| ; USER | ISR CODE | |
| ; | | |
| MOVFF | BSR_TEMP, BSR | ; Restore BSR |
| MOVF | W_TEMP, W | ; Restore WREG |
| MOVFF | STATUS TEMP, STATUS | ; Restore STATUS |

EXAMPLE 10-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

11.0 I/O PORTS

Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Output Latch register)

The Output Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GENERIC I/O PORT OPERATION



11.1 I/O Port Pin Capabilities

When developing an application, the capabilities of the port pins must be considered. Outputs on some pins have higher output drive strength than others. Similarly, some pins can tolerate higher than VDD input levels.

11.1.1 PIN OUTPUT DRIVE

The output pin drive strengths vary for groups of pins intended to meet the needs for a variety of applications. PORTB and PORTC are designed to drive higher loads, such as LEDs. The external memory interface ports (PORTD, PORTE and PORTJ) are designed to drive medium loads. All other ports are designed for small loads, typically indication only. Table 11-1 summarizes the output capabilities. Refer to **Section 27.0 "Electrical Characteristics"** for more details.

| TABLE II-I. OUTFUT DRIVE LEVELS | TABLE 11-1: | OUTPUT DRIVE LEVELS |
|---------------------------------|-------------|---------------------|
|---------------------------------|-------------|---------------------|

| Port | Drive | Description |
|----------------------|---------|-------------------------------|
| PORTA | Minimum | Intended for indication. |
| PORTF | | |
| PORTG | | |
| PORTH ⁽¹⁾ | | |
| PORTD | Medium | Sufficient drive levels for |
| PORTE | | external memory interfacing |
| PORTJ ⁽¹⁾ | | as well as indication. |
| PORTB | High | Suitable for direct LED drive |
| PORTC | | levels. |

Note 1: These ports are not available on 64-pin devices.

11.1.2 INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should be avoided. Table 11-2 summarizes the input capabilities. Refer to **Section 27.0 "Electrical Characteristics"** for more details.

| Port or Pin | Tolerated Input | Description |
|---------------------------|--------------------|------------------------|
| PORTA<5:0> | Vdd | Only VDD input levels |
| PORTC<1:0> | | tolerated. |
| PORTF<6:1> | | |
| PORTH<7:4> ⁽¹⁾ | | |
| PORTB<7:0> | 5.5V | Tolerates input levels |
| PORTC<7:2> | | above VDD, useful for |
| PORTD<7:0> | | most standard logic. |
| PORTE<7:0> | | |
| PORTF<7> | | |
| PORTG<4:0> | | |
| PORTH<3:0>(1) | | |
| PORTJ<7:0> ⁽¹⁾ | | |

TABLE 11-2:INPUT VOLTAGE LEVELS

Note 1: These ports are not available on 64-pin devices.

11.2 PORTA, TRISA and LATA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Output Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The other PORTA pins are multiplexed with the analog VREF+ and VREF- inputs. The operation of pins RA<5:0> as A/D Converter inputs is selected by clearing or setting the PCFG<3:0> control bits in the ADCON1 register.

The RA4/T0CKI pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

| EXAMPLE 11-1: | | | : | INITIALIZING PORTA | |
|---------------|------|-------|---|---------------------|--|
| | CLRF | PORTA | ; | Initialize PORTA by | |
| | | | ; | clearing output | |
| | | | ; | data latches | |
| | CLRF | LATA | ; | Alternate method | |
| | | | ; | to clear output | |
| | | | ; | data latches | |
| | | | | | |

| | | , data fattito |
|-------|--------|-------------------------|
| CLRF | LATA | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | 07h | ; Configure A/D |
| MOVWF | ADCON1 | ; for digital inputs |
| MOVWF | 07h | ; Configure comparators |
| MOVWF | CMCON | ; for digital input |
| MOVLW | OCFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISA | ; Set RA<3:0> as inputs |
| | | ; RA<5:4> as outputs |

Note: RA5 and RA<3:0> are configured as analog inputs on any Reset and are read as '0'. RA4 is configured as a digital input.

| Pin Name | Function | TRIS Setting | I/O | l/O Type | Description |
|---------------|----------|-----------------|-----|-------------|--|
| RA0/AN0 | RA0 | 0 | 0 | DIG | LATA<0> data output; not affected by analog input. |
| | | 1 | I | TTL | PORTA<0> data input; disabled when analog input enabled. |
| | AN0 | 1 | I | ANA | A/D Input Channel 0. Default input configuration on POR; does not affect digital output. |
| RA1/AN1 | RA1 | 0 | 0 | DIG | LATA<1> data output; not affected by analog input. |
| | | 1 | I | TTL | PORTA<1> data input; disabled when analog input enabled. |
| | AN1 | 1 | I | ANA | A/D Input Channel 1. Default input configuration on POR; does not affect digital output. |
| RA2/AN2/VREF- | RA2 | 0 | 0 | DIG | LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled. |
| | | 1 | I | TTL | PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled. |
| | AN2 | 1 | I | ANA | A/D Input Channel 2 and Comparator C2+ input. Default input configuration on POR; not affected by analog output. |
| | VREF- | 1 | I | ANA | A/D and Comparator low reference voltage input. |
| RA3/AN3/VREF+ | RA3 | 0 | 0 | DIG | LATA<3> data output; not affected by analog input. |
| | | 1 | I | TTL | PORTA<3> data input; disabled when analog input enabled. |
| | AN3 | 1 | I | ANA | A/D Input Channel 3. Default input configuration on POR. |
| | VREF+ | 1 | I | ANA | A/D high reference voltage input. |
| RA4/T0CKI | RA4 | 0 | 0 | DIG | LATA<4> data output. |
| | | 1 | I | ST | PORTA<4> data input; default configuration on POR. |
| | TOCKI | х | I | ST | Timer0 clock input. |
| RA5/AN4 | RA5 | 0 | 0 | DIG | LATA<5> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTA<5> data input; disabled when analog input enabled. |
| | AN4 | 1 | I | ANA | A/D Input Channel 4. Default configuration on POR. |

TABLE 11-3: PORTA FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-------|-------|--------|--------|--------|--------|--------|--------|----------------------------|
| PORTA | _ | _ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 56 |
| LATA | — | _ | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | 56 |
| TRISA | _ | _ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 56 |
| ADCON1 | _ | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 54 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

11.3 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTB are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 11-2: INITIALIZING PORTB

| CLRF | PORTB | ; Initialize PORTB by ; clearing output |
|-----------|-------|---|
| | | ; data latches |
| CLRF | LATB | ; Alternate method |
| | | ; to clear output |
| MOLITIK | 0.071 | ; data latches |
| MOVLW | OCFh | ; Value used to ; initialize data |
| | | ; initialize data ; direction |
| MOVWE | TRISB | ; Set RB<3:0> as inputs |
| 110 1 111 | INIOD | ; RB<5:4> as outputs |
| | | ; RB<7:6> as inputs |
| | | |

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn <u>on all</u> the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB<7:4>) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power-managed modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

For 80-pin devices, RB3 can be configured as the alternate peripheral pin for the ECCP2 module and Enhanced PWM Output 2A by clearing the CCP2MX Configuration bit. This applies only to 80-pin devices operating in Extended Microcontroller mode. If the device is in Microcontroller mode, the alternate assignment for ECCP2 is RE7. As with other ECCP2 configurations, the user must ensure that the TRISB<3> bit is set appropriately for the intended operation.

| IABLE 11-5: | PURIE | BFUNCT | UNS | | |
|---------------|----------------------|-----------------|-----|-------------|---|
| Pin Name | Function | TRIS Setting | I/O | l/O Type | Description |
| RB0/INT0/FLT0 | RB0 | 0 | 0 | DIG | LATB<0> data output. |
| | | 1 | Ι | TTL | PORTB<0> data input; weak pull-up when RBPU bit is cleared. |
| | INT0 | 1 | I | ST | External Interrupt 0 input. |
| | FLT0 | 1 | I | ST | Enhanced PWM Fault input (ECCP1 module); enabled in software. |
| RB1/INT1 | RB1 | 0 | 0 | DIG | LATB<1> data output. |
| | | 1 | I | TTL | PORTB<1> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
| | INT1 | 1 | I | ST | External Interrupt 1 input. |
| RB2/INT2 | RB2 | 0 | 0 | DIG | LATB<2> data output. |
| | | 1 | I | TTL | PORTB<2> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
| | INT2 | 1 | I | ST | External Interrupt 2 input. |
| RB3/INT3/ | RB3 | 0 | 0 | DIG | LATB<3> data output. |
| ECCP2/P2A | | 1 | I | TTL | PORTB<3> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
| | INT3 | 1 | I | ST | External Interrupt 3 input. |
| | ECCP2 ⁽¹⁾ | 0 | 0 | DIG | CCP2 compare output and CCP2 PWM output; takes priority over port data. |
| | | 1 | I | ST | CCP2 capture input. |
| | P2A ⁽¹⁾ | 0 | 0 | DIG | ECCP2 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RB4/KBI0 | RB4 | 0 | 0 | DIG | LATB<4> data output. |
| | | 1 | I | TTL | PORTB<4> data input; weak pull-up when RBPU bit is cleared. |
| | KBI0 | | I | TTL | Interrupt-on-pin change. |
| RB5/KBI1 | RB5 | 0 | 0 | DIG | LATB<5> data output. |
| | | 1 | I | TTL | PORTB<5> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
| | KBI1 | | Ι | TTL | Interrupt-on-pin change. |
| RB6/KBI2/PGC | RB6 | 0 | 0 | DIG | LATB<6> data output. |
| | | 1 | I | TTL | PORTB<6> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
| | KBI2 | 1 | I | TTL | Interrupt-on-pin change. |
| | PGC | х | I | ST | Serial execution (ICSP [™]) clock input for ICSP and ICD operation. ⁽²⁾ |
| RB7/KBI3/PGD | RB7 | 0 | 0 | DIG | LATB<7> data output. |
| | | 1 | I | TTL | PORTB<7> data input; weak pull-up when RBPU bit is cleared. |
| | KBI3 | 1 | Ι | TTL | Interrupt-on-pin change. |
| | PGD | х | 0 | DIG | Serial execution data output for ICSP and ICD operation. ⁽²⁾ |
| | | х | Ι | ST | Serial execution data input for ICSP and ICD operation. ⁽²⁾ |

TABLE 11-5:PORTB FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for ECCP2/P2A when the CCP2MX Configuration bit is cleared (Extended Microcontroller mode, 80-pin devices only); default assignment is RC1.

2: All other pin functions are disabled when ICSP or ICD are enabled.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|----------|-----------|---------|---------|---------|--------|--------|--------|----------------------------|
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | 56 |
| LATB | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | 56 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 56 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| INTCON2 | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | INTEDG3 | TMR0IP | INT3IP | RBIP | 53 |
| INTCON3 | INT2IP | INT1IP | INT3IE | INT2IE | INT1IE | INT3IF | INT2IF | INT1IF | 53 |

TABLE 11-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: Shaded cells are not used by PORTB.

11.4 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin). Only PORTC pins, RC2 through RC7, are digital only pins and can tolerate input voltages up to 5.5V.

The Output Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 11-7). The pins have Schmitt Trigger input buffers. RC1 is normally configured by Configuration bit, CCP2MX, as the default peripheral pin for the ECCP2 module and enhanced PWM output, P2A (default state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: These pins are configured as digital inputs on any device Reset.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 11-3: INITIALIZING PORTC

| CLRF | PORTC | ; Initialize PORTC by |
|-------|-------|-------------------------|
| | | ; clearing output |
| | | ; data latches |
| CLRF | LATC | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | OCFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISC | ; Set RC<3:0> as inputs |
| | | ; RC<5:4> as outputs |
| | | ; RC<7:6> as inputs |
| | | |

| Pin Name | Function | TRIS Setting | I/O | I/О Туре | Description |
|-------------------|----------------------|-----------------|-----|----------------------|---|
| RC0/T1OSO/ | RC0 | 0 | 0 | DIG | LATC<0> data output. |
| T13CKI | | 1 | Ι | ST | PORTC<0> data input. |
| | T1OSO | х | 0 | ANA | Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O. |
| | T13CKI | 1 | Ι | ST | Timer1/Timer3 counter input. |
| RC1/T1OSI/ | RC1 | 0 | 0 | DIG | LATC<1> data output. |
| ECCP2/P2A | | 1 | Ι | ST | PORTC<1> data input. |
| | T1OSI | х | Ι | ANA | Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O. |
| | ECCP2 ⁽¹⁾ | 0 | 0 | DIG | CCP2 compare output and CCP2 PWM output; takes priority over port data. |
| | | 1 | Ι | ST | CCP2 capture input. |
| | P2A ⁽¹⁾ | 0 | 0 | DIG | ECCP2 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RC2/ECCP1/ | RC2 | 0 | 0 | DIG | LATC<2> data output. |
| P1A | | 1 | Ι | ST | PORTC<2> data input. |
| | ECCP1 | 0 | 0 | DIG | CCP1 compare output and CCP1 PWM output; takes priority over port data. |
| | | 1 | Ι | ST | CCP1 capture input. |
| | P1A | 0 | 0 | DIG | ECCP1 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RC3/SCK1/ SCL1 | RC3 | 0 | 0 | DIG | LATC<3> data output. |
| | | 1 | Ι | ST | PORTC<3> data input. |
| | SCK1 | 0 | 0 | DIG | SPI clock output (MSSP1 module); takes priority over port data. |
| | | 1 | Ι | ST | SPI clock input (MSSP1 module). |
| | SCL1 | 0 | 0 | DIG | I ² C [™] clock output (MSSP1 module); takes priority over port data. |
| | | 1 | Ι | I ² C/SMB | I ² C clock input (MSSP1 module); input type depends on module setting. |
| RC4/SDI1/ | RC4 | 0 | 0 | DIG | LATC<4> data output. |
| SDA1 | | 1 | Ι | ST | PORTC<4> data input. |
| | SDI1 | 1 | Ι | ST | SPI data input (MSSP1 module). |
| | SDA1 | 1 | 0 | DIG | I ² C data output (MSSP1 module); takes priority over port data. |
| | | 1 | Ι | I ² C/SMB | I ² C data input (MSSP1 module); input type depends on module setting. |
| RC5/SDO1 | RC5 | 0 | 0 | DIG | LATC<5> data output. |
| | | 1 | Ι | ST | PORTC<5> data input. |
| | SDO1 | 0 | 0 | DIG | SPI data output (MSSP1 module); takes priority over port data. |
| RC6/TX1/CK1 | RC6 | 0 | 0 | DIG | LATC<6> data output. |
| | | 1 | Ι | ST | PORTC<6> data input. |
| | TX1 | 1 | 0 | DIG | Synchronous serial data output (EUSART1 module); takes priority over port data |
| | CK1 | 1 | 0 | DIG | Synchronous serial data input (EUSART1 module). User must configure as an input. |
| | | 1 | Ι | ST | Synchronous serial clock input (EUSART1 module). |
| RC7/RX1/DT1 | RC7 | 0 | 0 | DIG | LATC<7> data output. |
| | | 1 | I | ST | PORTC<7> data input. |
| | RX1 | 1 | Ι | ST | Asynchronous serial receive data input (EUSART1 module). |
| | DT1 | 1 | 0 | DIG | Synchronous serial data output (EUSART1 module); takes priority over por data. |
| | | 1 | Ι | ST | Synchronous serial data input (EUSART1 module). User must configure as an input. |

TABLE 11-7: PORTC FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, $I^2C^{TM}/SMB = I^2C/SMB$ us input buffer, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for ECCP2/P2A when the CCP2MX Configuration bit is set.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|--|
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | 56 | |
| LATC | LATC7 | LATBC6 | LATC5 | LATCB4 | LATC3 | LATC2 | LATC1 | LATC0 | 56 | |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 56 | |

TABLE 11-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

11.5 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTD are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

| Note: | These pins are configured as digital inputs |
|-------|---|
| | on any device Reset. |

On 80-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD<7:0>). The TRISD bits are also overridden.

Each of the PORTD pins has a weak internal pull-up. The pull-ups are provided to keep the inputs at a known state for the external memory interface while powering up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, RDPU (PORTG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets. PORTD can also be configured to function as an 8-bit wide, parallel microprocessor port by setting the PSPMODE control bit (PSPCON<4>). In this mode, parallel port data takes priority over other digital I/O (but not the external memory interface). When the parallel port is active, the input buffers are TTL. For more information, refer to **Section 11.11 "Parallel Slave Port"**.

| EXAMPLE 11-4: | |
|---------------|--------------------|
| | INITIALIZING PORTD |

| CLRF | PORTD | ; Initialize PORTD by ; clearing output |
|-------|-------|---|
| CLRF | LATD | <pre>; data latches ; Alternate method ; to clear output</pre> |
| MOVLW | OCFh | ; data latches ; Value used to ; initialize data |
| MOVWF | TRISD | ; direction ; Set RD<3:0> as inputs ; RD<5:4> as outputs ; RD<7:6> as inputs |
| | | |

| Pin Name | Function | TRIS Setting | I/O | I/О Туре | Description |
|--------------|--------------------|-----------------|-----|----------------------|--|
| RD0/AD0/PSP0 | RD0 | 0 | 0 | DIG | LATD<0> data output. |
| | | 1 | I | ST | PORTD<0> data input. |
| | AD0 ⁽²⁾ | x | 0 | DIG | External memory interface, address/data bit 0 output. ⁽¹⁾ |
| | | x | I | TTL | External memory interface, data bit 0 input. ⁽¹⁾ |
| | PSP0 | | 0 | DIG | PSP read output data (LATD<0>); takes priority over port data. |
| | | | Ι | TTL | PSP write data input. |
| RD1/AD1/PSP1 | RD1 | 0 | 0 | DIG | LATD<1> data output. |
| | | 1 | Ι | ST | PORTD<1> data input. |
| | AD1 ⁽²⁾ | x | 0 | DIG | External memory interface, address/data bit 1 output. ⁽¹⁾ |
| | | x | I | TTL | External memory interface, data bit 1 input. ⁽¹⁾ |
| | PSP1 | x | 0 | DIG | PSP read output data (LATD<1>); takes priority over port data. |
| | | x | I | TTL | PSP write data input. |
| RD2/AD2/PSP2 | RD2 | 0 | 0 | DIG | LATD<2> data output. |
| | | 1 | I | ST | PORTD<2> data input. |
| | AD2 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 2 output. ⁽¹⁾ |
| | | х | I | TTL | External memory interface, data bit 2 input. ⁽¹⁾ |
| | PSP2 | x | 0 | DIG | PSP read output data (LATD<2>); takes priority over port data. |
| | | х | I | TTL | PSP write data input. |
| RD3/AD3/PSP3 | RD3 | 0 | 0 | DIG | LATD<3> data output. |
| | | 1 | I | ST | PORTD<3> data input. |
| | AD3 ⁽²⁾ | x | 0 | DIG | External memory interface, address/data bit 3 output. ⁽¹⁾ |
| | | х | I | TTL | External memory interface, data bit 3 input. ⁽¹⁾ |
| | PSP3 | x | 0 | DIG | PSP read output data (LATD<3>); takes priority over port data. |
| | | х | I | TTL | PSP write data input. |
| RD4/AD4/ | RD4 | 0 | 0 | DIG | LATD<4> data output. |
| PSP4/SDO2 | | 1 | I | ST | PORTD<4> data input. |
| | AD4 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 4 output. ⁽¹⁾ |
| | | х | I | TTL | External memory interface, data bit 4 input. ⁽¹⁾ |
| | PSP4 | х | 0 | DIG | PSP read output data (LATD<4>); takes priority over port data. |
| | | х | I | TTL | PSP write data input. |
| | SDO2 | 0 | 0 | DIG | SPI data output (MSSP2 module); takes priority over port data. |
| RD5/AD5/ | RD5 | 0 | 0 | DIG | LATD<5> data output. |
| PSP5/SDI2/ | | 1 | I | ST | PORTD<5> data input. |
| SDA2 | AD5 ⁽²⁾ | х | 0 | DIG | External memory interface, address/data bit 5 output. ⁽¹⁾ |
| | | х | I | TTL | External memory interface, data bit 5 input. ⁽¹⁾ |
| | PSP5 | х | 0 | DIG | PSP read output data (LATD<5>); takes priority over port data. |
| | | х | Ι | TTL | PSP write data input. |
| | SDI2 | 1 | Ι | ST | SPI data input (MSSP2 module). |
| | SDA2 | 1 | 0 | DIG | I ² C [™] data output (MSSP2 module); takes priority over port data. |
| | | 1 | I | I ² C/SMB | I ² C data input (MSSP2 module); input type depends on module setting. |

TABLE 11-9: PORTD FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, I²C[™]/SMB = I²C/SMBus input buffer, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: External memory interface I/O takes priority over all other digital and PSP I/O.

2: Available on 80-pin devices only.

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|------------|--------------------|-----------------|-----|----------------------|---|
| RD6/AD6/ | RD6 | 0 | 0 | DIG | LATD<6> data output. |
| PSP6/SCK2/ | | 1 | Ι | ST | PORTD<6> data input. |
| SCL2 | AD6 ⁽²⁾ | x | 0 | DIG-3 | External memory interface, address/data bit 6 output. ⁽¹⁾ |
| | | x | Ι | TTL | External memory interface, data bit 6 input. ⁽¹⁾ |
| | PSP6 | х | 0 | DIG | PSP read output data (LATD<6>); takes priority over port data. |
| | | х | Ι | TTL | PSP write data input. |
| | SCK2 | 0 | 0 | DIG | SPI clock output (MSSP2 module); takes priority over port data. |
| | | 1 | Ι | ST | SPI clock input (MSSP2 module). |
| | SCL2 | 0 | 0 | DIG | I ² C [™] clock output (MSSP2 module); takes priority over port data. |
| | | 1 | I | I ² C/SMB | I ² C clock input (MSSP2 module); input type depends on module setting. |
| RD7/AD7/ | RD7 | 0 | 0 | DIG | LATD<7> data output. |
| PSP7/SS2 | | 1 | Ι | ST | PORTD<7> data input. |
| | AD7 ⁽²⁾ | x | 0 | DIG | External memory interface, address/data bit 7 output. ⁽¹⁾ |
| | | x | Ι | TTL | External memory interface, data bit 7 input. ⁽¹⁾ |
| | PSP7 | х | 0 | DIG | PSP read output data (LATD<7>); takes priority over port data. |
| | | х | Ι | TTL | PSP write data input. |
| | SS2 | х | Ι | TTL | Slave select input for MSSP (MSSP2 module). |

TABLE 11-9: PORTD FUNCTIONS (CONTINUED)

Legend: PWR = Power Supply, O = Output, I = Input, I²C™/SMB = I²C/SMBus input buffer, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: External memory interface I/O takes priority over all other digital and PSP I/O.

2: Available on 80-pin devices only.

TABLE 11-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--------|--------|---------------------|--------|--------|--------|--------|--------|----------------------------|
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | 56 |
| LATD | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | 56 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 56 |
| PORTG | RDPU | REPU | RJPU ⁽¹⁾ | RG4 | RG3 | RG2 | RG1 | RG0 | 56 |

Legend: Shaded cells are not used by PORTD.

Note 1: Unimplemented on 64-pin devices, read as '0'.

11.6 PORTE, TRISE and LATE Registers

PORTE is a 7-bit wide, bidirectional port. The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTE are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

| Note: | These pins are configured as digital inputs |
|-------|---|
| | on any device Reset. |

On 80-pin devices, PORTE is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled, by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTE is the high-order byte of the multiplexed address/data bus (AD<15:8>). The TRISE bits are also overridden.

Each of the PORTE pins has a weak internal pull-up. The pull-ups are provided to keep the inputs at a known state for the external memory interface while powering up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, REPU (PORTG<6>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset. PORTE is also multiplexed with Enhanced PWM outputs B and C for ECCP1 and ECCP3 and outputs B, C and D for ECCP2. For all devices, their default assignments are on PORTE<6:3>. On 80-pin devices, the multiplexing for the outputs of ECCP1 and ECCP3 is controlled by the ECCPMX Configuration bit. Clearing this bit reassigns the P1B/P1C and P3B/P3C outputs to PORTH.

For devices operating in Microcontroller mode, pin RE7 can be configured as the alternate peripheral pin for the ECCP2 module and Enhanced PWM output 2A. This is done by clearing the CCP2MX Configuration bit.

When the Parallel Slave Port is active on PORTD, three of the PORTE pins (RE0, RE1 and RE2) are configured as digital control inputs for the port. The control functions are summarized in Table 11-11. The reconfiguration occurs automatically when the PSPMODE control bit (PSPCON<4>) is set. Users must still make certain the corresponding TRISE bits are set to configure these pins as digital inputs.

EXAMPLE 11-5: INITIALIZING PORTE

| CLRF | PORTE | ; Initialize PORTE by ; clearing output |
|-------|-------|--|
| | | ; data latches |
| CLRF | LATE | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | 03h | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISE | ; Set RE<1:0> as inputs |
| | | ; RE<7:2> as outputs |
| | | |

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description | | | | | |
|--------------|---------------------|-----------------|-----|-------------|---|--|--|--|--|--|
| RE0/AD8/RD/ | RE0 | 0 | 0 | DIG | LATE<0> data output. | | | | | |
| P2D | | 1 | Ι | ST | PORTE<0> data input. | | | | | |
| | AD8 ⁽³⁾ | х | 0 | DIG | External memory interface, address/data bit 8 output. ⁽²⁾ | | | | | |
| | | х | I | TTL | External memory interface, data bit 8 input. ⁽²⁾ | | | | | |
| | RD | 1 | I | TTL | Parallel Slave Port read enable control input. | | | | | |
| | P2D | 0 | 0 | DIG | ECCP2 Enhanced PWM output, Channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. | | | | | |
| RE1/AD9/WR/ | RE1 | 0 | 0 | DIG | LATE<1> data output. | | | | | |
| P2C | | 1 | I | ST | PORTE<1> data input. | | | | | |
| | AD9 ⁽³⁾ | х | 0 | DIG | External memory interface, address/data bit 9 output. ⁽²⁾ | | | | | |
| | | х | Ι | TTL | External memory interface, data bit 9 input. ⁽²⁾ | | | | | |
| | WR | 1 | I | TTL | Parallel Slave Port write enable control input. | | | | | |
| | P2C | | | | | | | | | |
| RE2/AD10/CS/ | RE2 | 0 | 0 | DIG | LATE<2> data output. | | | | | |
| P2B | | 1 | I | ST | PORTE<2> data input. | | | | | |
| | AD10 ⁽³⁾ | х | 0 | DIG | External memory interface, address/data bit 10 output. ⁽²⁾ | | | | | |
| | | х | Ι | TTL | External memory interface, data bit 10 input. ⁽²⁾ | | | | | |
| | CS | 1 | I | TTL | Parallel Slave Port chip select control input. | | | | | |
| | P2B | 0 | 0 | DIG | ECCP2 Enhanced PWM output, Channel B; takes priority over por and PSP data. May be configured for tri-state during Enhanced PV shutdown events. | | | | | |
| RE3/AD11/ | RE3 | 0 | 0 | DIG | LATE<3> data output. | | | | | |
| P3C | | 1 | I | ST | PORTE<3> data input. | | | | | |
| | AD11 ⁽³⁾ | х | 0 | DIG | External memory interface, address/data bit 11 output. ⁽²⁾ | | | | | |
| | | х | I | TTL | External memory interface, data bit 11 input. ⁽²⁾ | | | | | |
| | P3C ⁽¹⁾ | 0 | 0 | DIG | ECCP3 Enhanced PWM output, Channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. | | | | | |
| RE4/AD12/ | RE4 | 0 | 0 | DIG | LATE<4> data output. | | | | | |
| P3B | | 1 | Ι | ST | PORTE<4> data input. | | | | | |
| | AD12 ⁽³⁾ | х | 0 | DIG | External memory interface, address/data bit 12 output. ⁽²⁾ | | | | | |
| | | х | Ι | TTL | External memory interface, data bit 12 input. ⁽²⁾ | | | | | |
| | P3B ⁽¹⁾ | 0 | 0 | DIG | ECCP3 Enhanced PWM output, Channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. | | | | | |
| RE5/AD13/ | RE5 | 0 | 0 | DIG | LATE<5> data output. | | | | | |
| P1C | | 1 | I | ST | PORTE<5> data input. | | | | | |
| | AD13 ⁽³⁾ | х | 0 | DIG | External memory interface, address/data bit 13 output. ⁽²⁾ | | | | | |
| | | х | I | TTL | External memory interface, data bit 13 input. ⁽²⁾ | | | | | |
| | P1C ⁽¹⁾ | 0 | 0 | DIG | ECCP1 Enhanced PWM output, Channel C; takes priority over por and PSP data. May be configured for tri-state during Enhanced PW shutdown events. | | | | | |

TABLE 11-11: PORTE FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignments for P1B/P1C and P3B/P3C when ECCPMX Configuration bit is set (80-pin devices only).

2: External memory interface I/O takes priority over all other digital and PSP I/O.

3: Available on 80-pin devices only.

4: Alternate assignment for ECCP2/P2A when the CCP2MX Configuration bit is cleared (all devices in Microcontroller mode).

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|-----------|----------------------|-----------------|---|-------------|---|
| RE6/AD14/ | RE6 | 0 | 0 | DIG | LATE<6> data output. |
| P1B | | 1 | I | ST | PORTE<6> data input. |
| | AD14 ⁽³⁾ | х | 0 | DIG | External memory interface, address/data bit 14 output. ⁽²⁾ |
| | | х | I | TTL | External memory interface, data bit 14 input. ⁽²⁾ |
| | | | ECCP1 Enhanced PWM output, Channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. | | |
| RE7/AD15/ | RE7 | 0 | 0 | DIG | LATE<7> data output. |
| ECCP2/P2A | | 1 | I | ST | PORTE<7> data input. |
| | AD15 ⁽³⁾ | х | 0 | DIG | External memory interface, address/data bit 15 output. ⁽²⁾ |
| | | х | I | TTL | External memory interface, data bit 15 input. ⁽²⁾ |
| | ECCP2 ⁽⁴⁾ | 0 | 0 | DIG | CCP2 compare output and CCP2 PWM output; takes priority over port data. |
| | | 1 | I | ST | CCP2 capture input. |
| | P2A ⁽⁴⁾ | 0 | 0 | DIG | ECCP2 Enhanced PWM output, Channel A; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |

TABLE 11-11: PORTE FUNCTIONS (CONTINUED)

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignments for P1B/P1C and P3B/P3C when ECCPMX Configuration bit is set (80-pin devices only).

2: External memory interface I/O takes priority over all other digital and PSP I/O.

3: Available on 80-pin devices only.

4: Alternate assignment for ECCP2/P2A when the CCP2MX Configuration bit is cleared (all devices in Microcontroller mode).

TABLE 11-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--------|--------|---------------------|--------|--------|--------|--------|--------|----------------------------|
| PORTE | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | 56 |
| LATE | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | 56 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 56 |
| PORTG | RDPU | REPU | RJPU ⁽¹⁾ | RG4 | RG3 | RG2 | RG1 | RG0 | 56 |

Legend: Shaded cells are not used by PORTE.

Note 1: Unimplemented on 64-pin devices, read as '0'.

11.7 PORTF, LATF and TRISF Registers

PORTF is a 7-bit wide, bidirectional port. The corresponding Data Direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin). Only pin 7 of PORTF has no analog input; it is the only pin that can tolerate voltages up to 5.5V.

The Output Latch register (LATF) is also memory mapped. Read-modify-write operations on the LATF register read and write the latched output value for PORTF.

All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTF is multiplexed with several analog peripheral functions, including the A/D Converter and comparator inputs, as well as the comparator outputs. Pins, RF2 through RF6, may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF<6:3> as digital inputs, it is also necessary to turn off the comparators.

- Note 1: On device Resets, pins, RF<6:1>, are configured as analog inputs and are read as '0'.
 - **2:** To configure PORTF as digital I/O, turn off comparators and set ADCON1 value.

EXAMPLE 11-6: INITIALIZING PORTF

| CLRF PORTF | ; Initialize FORTF by ; clearing output : data latches |
|--------------|--|
| CLRF LATF | <pre>; Alternate method ; to clear output ; data latches</pre> |
| MOVLW 07h | ; |
| MOVWF CMCON | ; Turn off comparators |
| MOVLW OFh; | |
| MOVWF ADCON1 | ; Set PORTF as digital I/O |
| MOVLW OCEh | ; Value used to |
| | ; initialize data |
| | ; direction |
| MOVWF TRISF | ; Set RF3:RF1 as inputs |
| | ; RF5:RF4 as outputs |
| | ; RF7:RF6 as inputs |
| | |

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|--------------------|----------|-----------------|-----|-------------|--|
| RF1/AN6/ | RF1 | 0 | 0 | DIG | LATF<1> data output; not affected by analog input. |
| C2OUT | | 1 | I | ST | PORTF<1> data input; disabled when analog input enabled. |
| | AN6 | 1 | I | ANA | A/D Input Channel 6. Default configuration on POR. |
| | C2OUT | 0 | 0 | DIG | Comparator 2 output; takes priority over port data. |
| RF2/AN7/ | RF2 | 0 | 0 | DIG | LATF<2> data output; not affected by analog input. |
| C1OUT | | 1 | Ι | ST | PORTF<2> data input; disabled when analog input enabled. |
| | AN7 | 1 | Ι | ANA | A/D Input Channel 7. Default configuration on POR. |
| | C1OUT | 0 | 0 | TTL | Comparator 1 output; takes priority over port data. |
| RF3/AN8 | RF3 | 0 | 0 | DIG | LATF<3> data output; not affected by analog input. |
| | | 1 | Ι | ST | PORTF<3> data input; disabled when analog input enabled. |
| | AN8 | 1 | Ι | ANA | A/D Input Channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output. |
| RF4/AN9 | RF4 | 0 | 0 | DIG | LATF<4> data output; not affected by analog input. |
| | | 1 | Ι | ST | PORTF<4> data input; disabled when analog input enabled. |
| | AN9 | 1 | I | ANA | A/D Input Channel 9 and Comparator C2- input. Default input configuration on POR; does not affect digital output. |
| RF5/AN10/ CVREF | RF5 | 0 | 0 | DIG | LATF<5> data output; not affected by analog input. Disabled when CVREF output enabled. |
| | | 1 | Ι | ST | PORTF<5> data input; disabled when analog input enabled. Disabled when CVREF output enabled. |
| | AN10 | 1 | Ι | ANA | A/D Input Channel 10 and Comparator C1+ input. Default input configuration on POR. |
| | CVREF | X | 0 | ANA | Comparator voltage reference output. Enabling this feature disables digital I/O. |
| RF6/AN11 | RF6 | 0 | 0 | DIG | LATF<6> data output; not affected by analog input. |
| | | 1 | I | ST | PORTF<6> data input; disabled when analog input enabled. |
| | AN11 | 1 | I | ANA | A/D Input Channel 11 and Comparator C1- input. Default input configuration on POR; does not affect digital output. |
| RF7/SS1 | RF7 | 0 | 0 | DIG | LATF<7> data output. |
| | | 1 | I | ST | PORTF<7> data input. |
| | SS1 | 1 | 1 | TTL | Slave select input for MSSP (MSSP1 module). |

TABLE 11-13:PORTF FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

| TABLE 11-14: | SUMMARY OF REGISTERS ASSOCIATED WITH PORTF |
|--------------|--|
|--------------|--|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|--------|--------|--------|--------|--------|--------|--------|-------|----------------------------|
| PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | _ | 56 |
| LATF | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | _ | 56 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | _ | 56 |
| ADCON1 | — | — | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 54 |
| CMCON | C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 55 |
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 55 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

11.8 PORTG, TRISG and LATG Registers

PORTG is a 5-bit wide, bidirectional port. The corresponding Data Direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTG are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register read and write the latched output value for PORTG.

PORTG is multiplexed with EUSART2 functions (Table 11-15). PORTG pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides. Although the port is only five bits wide, PORTG<7:5> bits are still implemented. These are used to control the weak pull-ups on the I/O ports associated with the external memory bus (PORTD, PORTE and PORTJ). Setting these bits enables the pull-ups. Since these are control bits and are not associated with port I/O, the corresponding TRISG and LATG bits are not implemented.

| EXAMPLE | 11_7. | INITIALIZING PORTG |
|---------|-------|--------------------|
| | 11-7. | INTRALIZING FORTG |

| CLRF | PORTG | ; Initialize PORTG by ; clearing output |
|-------|-------|--|
| CLRF | LATG | ; data latches : Alternate method |
| CLKF | LAIG | ; to clear output |
| NOTER | 0.41 | ; data latches |
| MOVLW | 04h | ; Value used to ; initialize data |
| | | ; direction |
| MOVWF | TRISG | , |
| | | ; RG2 as input ; RG4:RG3 as inputs |
| 1 | | |

| Pin Name | Function | TRIS Setting | I/O | l/O Type | Description |
|-------------|----------|-----------------|-----|-------------|---|
| RG0/ECCP3/ | RG0 | 0 | 0 | DIG | LATG<0> data output. |
| P3A | | 1 | Ι | ST | PORTG<0> data input. |
| | ECCP3 | | 0 | DIG | CCP3 compare and PWM output; takes priority over port data. |
| | | | I | ST | CCP3 capture input. |
| | P3A | 0 | 0 | DIG | ECCP3 Enhanced PWM output, Channel A; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |
| RG1/TX2/CK2 | R21 | 0 | 0 | DIG | LATG<1> data output. |
| | | 1 | I | ST | PORTG<1> data input. |
| | TX2 | 1 | 0 | DIG | Synchronous serial data output (EUSART2 module); takes priority over port data. |
| | CK2 | 1 | 0 | DIG | Synchronous serial data input (EUSART2 module). User must configure as an input. |
| | | 1 | Ι | ST | Synchronous serial clock input (EUSART2 module). |
| RG2/RX2/DT2 | RG2 | 0 | 0 | DIG | LATG<2> data output. |
| | | 1 | Ι | ST | PORTG<2> data input. |
| - | RX2 | 1 | Ι | ST | Asynchronous serial receive data input (EUSART2 module). |
| | DT2 | 1 | 0 | DIG | Synchronous serial data output (EUSART2 module); takes priority over port data. |
| | | 1 | - | ST | Synchronous serial data input (EUSART2 module). User must configure as an input. |
| RG3/CCP4/ | RG3 | 0 | 0 | DIG | LATG<3> data output. |
| P3D | | 1 | Ι | ST | PORTG<3> data input. |
| | CCP4 | 0 | 0 | DIG | CCP4 compare output and CCP4 PWM output; takes priority over port data. |
| | | 1 | Ι | ST | CCP4 capture input. |
| | P3D | 0 | 0 | DIG | ECCP3 Enhanced PWM output, Channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |
| RG4/CCP5/ | RG4 | 0 | 0 | DIG | LATG<4> data output. |
| P1D | | 1 | Ι | ST | PORTG<4> data input. |
| | CCP5 | 0 | 0 | DIG | CCP5 compare output and CCP5 PWM output; takes priority over port data. |
| | | 1 | Ι | ST | CCP5 capture input. |
| | P1D | 0 | 0 | DIG | ECCP1 Enhanced PWM output, Channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |

TABLE 11-15: PORTG FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|-------|-------|---------------------|--------|--------|--------|--------|--------|----------------------------|
| PORTG | RDPU | REPU | RJPU ⁽¹⁾ | RG4 | RG3 | RG2 | RG1 | RG0 | 56 |
| LATG | — | _ | — | LATG4 | LATG3 | LATG2 | LATG1 | LATG0 | 56 |
| TRISG | — | | — | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 56 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTG.

Note 1: Unimplemented on 64-pin devices, read as '0'.

11.9 PORTH, LATH and TRISH Registers

| ſ | Note: | PORTH | is | available | only | on | 80-pin |
|---|-------|----------|----|-----------|------|----|--------|
| | | devices. | | | | | |

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding Data Direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin). PORTH<3:0> pins are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATH) is also memory mapped. Read-modify-write operations on the LATH register read and write the latched output value for PORTH.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. When the external memory interface is enabled, four of the PORTH pins function as the high-order address lines for the interface. The address output from the interface takes priority over other digital I/O. The corresponding TRISH bits are also overridden.

PORTH pins, RH4 through RH7, are multiplexed with analog converter inputs. The operation of these pins as analog inputs is selected by clearing or setting the PCFG<3:0> control bits in the ADCON1 register.

PORTH can also be configured as the alternate Enhanced PWM output Channels B and C for the ECCP1 and ECCP3 modules. This is done by clearing the ECCPMX Configuration bit.

| EXAMP | LE 11-8: | INITIALIZING PORTH |
|-------|----------|-------------------------|
| CLRF | PORTH | ; Initialize PORTH by |
| | | ; clearing output |
| | | ; data latches |
| CLRF | LATH | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | OFh | ; Configure PORTH as |
| MOVWF | ADCON1 | ; digital I/O |
| MOVLW | OCFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISH | ; Set RH3:RH0 as inputs |
| | | ; RH5:RH4 as outputs |
| | | ; RH7:RH6 as inputs |
| | | |

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|----------------------|--------------------|-----------------|-----|-------------|---|
| RH0/A16 | RH0 | 0 | 0 | DIG | LATH<0> data output. |
| | | 1 | I | ST | PORTH<0> data input. |
| | A16 | х | 0 | DIG | External memory interface, address line 16. Takes priority over port data. |
| RH1/A17 | RH1 | 0 | 0 | DIG | LATH<1> data output. |
| | | 1 | Ι | ST | PORTH<1> data input. |
| | A17 | х | 0 | DIG | External memory interface, address line 17. Takes priority over port data. |
| RH2/A18 | RH2 | 0 | 0 | DIG | LATH<2> data output. |
| | | 1 | Ι | ST | PORTH<2> data input. |
| | A18 | х | 0 | DIG | External memory interface, address line 18. Takes priority over port data. |
| RH3/A19 | RH3 | 0 | 0 | DIG | LATH<3> data output. |
| | | 1 | Ι | ST | PORTH<3> data input. |
| | A19 | х | 0 | DIG | External memory interface, address line 19. Takes priority over port data. |
| RH4/AN12/P3C | RH4 | 0 | 0 | DIG | LATH<4> data output. |
| | | 1 | Ι | ST | PORTH<4> data input. |
| | AN12 | | Ι | ANA | A/D input channel 12. Default input configuration on POR; does not affect digital output. |
| P3C ⁽¹⁾ 0 | | 0 | 0 | DIG | ECCP3 Enhanced PWM output, Channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |
| RH5/AN13/P3B | RH5 | 0 | 0 | DIG | LATH<5> data output. |
| | | 1 | Ι | ST | PORTH<5> data input. |
| | AN13 | | Ι | ANA | A/D input channel 13. Default input configuration on POR; does not affect digital output. |
| | P3B ⁽¹⁾ | 0 | 0 | DIG | ECCP3 Enhanced PWM output, Channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |
| RH6/AN14/P1C | RH6 | 0 | 0 | DIG | LATH<6> data output. |
| | | 1 | I | ST | PORTH<6> data input. |
| | AN14 | | Ι | ANA | A/D input channel 14. Default input configuration on POR; does not affect digital output. |
| | P1C ⁽¹⁾ | 0 | 0 | DIG | ECCP1 Enhanced PWM output, Channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |
| RH7/AN15/P1B | RH7 | 0 | 0 | DIG | LATH<7> data output. |
| | | 1 | Ι | ST | PORTH<7> data input. |
| | AN15 | | I | ANA | A/D input channel 15. Default input configuration on POR; does not affect digital output. |
| | P1B ⁽¹⁾ | 0 | 0 | DIG | ECCP1 Enhanced PWM output, Channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. |

TABLE 11-17: PORTH FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignments for P1B/P1C and P3B/P3C when the ECCPMX Configuration bit is cleared. Default assignments are PORTE<6:3>.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| PORTH | RH7 | RH6 | RH5 | RH4 | RH3 | RH2 | RH1 | RH0 | 56 |
| LATH | LATH7 | LATH6 | LATH5 | LATH4 | LATH3 | LATH2 | LATH1 | LATH0 | 56 |
| TRISH | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 56 |

© 2009 Microchip Technology Inc.

11.10 PORTJ, TRISJ and LATJ Registers

Note: PORTJ is available only on 80-pin devices.

PORTJ is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISJ. Setting a TRISJ bit (= 1) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISJ bit (= 0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTJ are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATJ) is also memory mapped. Read-modify-write operations on the LATJ register read and write the latched output value for PORTJ.

All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

| Note: | These pins are configured as digital inputs | |
|-------|---|--|
| | on any device Reset. | |

When the external memory interface is enabled, all of the PORTJ pins function as control outputs for the interface. This occurs automatically when the interface is enabled by clearing the EBDIS control bit (MEMCON<7>). The TRISJ bits are also overridden.

Each of the PORTJ pins has a weak internal pull-up. The pull-ups are provided to keep the inputs at a known state for the external memory interface while powering up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, RJPU (PORTG<5>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset.

| EXAMPLE 11-9: | INITIALIZING PORTJ |
|-----------------|--------------------|
| LAAWII LL II-J. | |

| | - | |
|-------|-------|-------------------------|
| CLRF | PORTJ | ; Initialize PORTG by |
| | | ; clearing output |
| | | ; data latches |
| CLRF | LATJ | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | OCFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISJ | ; Set RJ3:RJ0 as inputs |
| | | ; RJ5:RJ4 as output |
| | | ; RJ7:RJ6 as inputs |
| | | |

| Pin Name | Function | TRIS Setting | I/O | I/O Type | Description |
|----------|----------|-----------------|-----|-------------|---|
| RJ0/ALE | RJ0 | 0 | 0 | DIG | LATJ<0> data output. |
| | | 1 | | ST | PORTJ<0> data input. |
| | ALE | х | 0 | DIG | External memory interface address latch enable control output; takes priority over digital I/O. |
| RJ1/OE | RJ1 | 0 | 0 | DIG | LATJ<1> data output. |
| | | 1 | I | ST | PORTJ<1> data input. |
| | OE | х | 0 | DIG | External memory interface output enable control output; takes priority over digital I/O. |
| RJ2/WRL | RJ2 | 0 | 0 | DIG | LATJ<2> data output. |
| | | 1 | Ι | ST | PORTJ<2> data input. |
| | WRL | Х | 0 | DIG | External memory bus write low byte control; takes priority over digital I/O. |
| RJ3/WRH | RJ3 | 0 | 0 | DIG | LATJ<3> data output. |
| | | 1 | Ι | ST | PORTJ<3> data input. |
| | WRH | х | 0 | DIG | External memory interface write high byte control output; takes priority over digital I/O. |
| RJ4/BA0 | RJ4 | 0 | 0 | DIG | LATJ<4> data output. |
| | | 1 | - | ST | PORTJ<4> data input. |
| | BA0 | Х | 0 | DIG | External memory interface byte address 0 control output; takes priority over digital I/O. |
| RJ5/CE | RJ5 | 0 | 0 | DIG | LATJ<5> data output. |
| | | 1 | I | ST | PORTJ<5> data input. |
| | CE | х | 0 | DIG | External memory interface chip enable control output; takes priority over digital I/O. |
| RJ6/LB | RJ6 | 0 | 0 | DIG | LATJ<6> data output. |
| | | 1 | | ST | PORTJ<6> data input. |
| | LB | Х | 0 | DIG | External memory interface lower byte enable control output; takes priority over digital I/O. |
| RJ7/UB | RJ7 | 0 | 0 | DIG | LATJ<7> data output. |
| | | 1 | - | ST | PORTJ<7> data input. |
| | UB | х | 0 | DIG | External memory interface upper byte enable control output; takes priority over digital I/O. |

TABLE 11-19: PORTJ FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

| TABLE 11-20- | SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ | |
|--------------|--|--|
| IADLE II-20. | JUIVINART OF REGISTERS ASSOCIATED WITH FORTS | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--------|--------|--------|--------|--------|--------|--------|--------|----------------------------|
| PORTJ | RJ7 | RJ6 | RJ5 | RJ4 | RJ3 | RJ2 | RJ1 | RJ0 | 56 |
| LATJ | LATJ7 | LATJ6 | LATJ5 | LATJ4 | LATJ3 | LATJ2 | LATJ1 | LATJ0 | 56 |
| TRISJ | TRISJ7 | TRISJ6 | TRISJ5 | TRISJ4 | TRISJ3 | TRISJ2 | TRISJ1 | TRISJ0 | 56 |
| PORTG | RDPU | REPU | RJPU | RG4 | RG3 | RG2 | RG1 | RG0 | 56 |

Legend: Shaded cells are not used by PORTJ.

11.11 Parallel Slave Port

PORTD can also function as an 8-bit wide Parallel Slave Port, or microprocessor port, when control bit, PSPMODE (PSPCON<4>), is set. It is asynchronously readable and writable by the external world through RD control input pin (RE0/RD) and WR control input pin (RE1/WR).

| Note: | For 80-pin devices, the Parallel Slave Port |
|-------|---|
| | is available only in Microcontroller mode. |


The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the PSPMODE bit enables port pin, RE0/RD, to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).

A write to the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 11-3 and Figure 11-4, respectively.



REGISTER 11-1: PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER

| Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 OBF: Output Buffer Full Status bit 1 = The output Buffer Full Status bit 0 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 IBOV: Input Buffer Overflow Detect bit 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred | R-0 | R-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|---|--------------|---|--|-------------------------------------|------------------|------------------|-----------------|-------|
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 OBF: Output Buffer Full Status bit 1 = The output buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 bit 5 IBOV: Input Buffer Overflow Detect bit 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode | IBF | OBF | IBOV | PSPMODE | _ | _ | _ | _ |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 OBF: Output Buffer Full Status bit 1 = The output buffer Full Status bit 1 = The output buffer Full Status bit bit 5 IBOV: Input Buffer Overflow Detect bit 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode | bit 7 | | | | | | | bit 0 |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 OBF: Output Buffer Full Status bit 1 = The output buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 IBOV: Input Buffer Overflow Detect bit 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode | Legend: | | | | | | | |
| bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 OBF: Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 IBOV: Input Buffer Overflow Detect bit 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode | • | ole bit | W = Writable | bit | U = Unimplei | mented bit, read | 1 as '0' | |
| 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received bit 6 OBF: Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 IBOV: Input Buffer Overflow Detect bit 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode | -n = Value a | at POR | '1' = Bit is se | t | '0' = Bit is cle | ared | x = Bit is unkı | nown |
| 1 = A write occurred when a previously input word had not been read (must be cleared in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode | bit 6 | 0 = No word h OBF: Output 1 = The output | has been rece Buffer Full Sta ut buffer still ho | ived itus bit olds a previous | | | | |
| 1 = Parallel Slave Port mode | bit 5 | 1 = A write or (must be | ccurred when cleared in sof | a previously in | put word had i | not been read | | |
| | bit 4 | 1 = Parallel S | Slave Port mod | de | ect bit | | | |
| bit 3-0 Unimplemented: Read as '0' | bit 3-0 | Unimplemen | ted: Read as | ʻ0' | | | | |

FIGURE 11-3: PARALLEL SLAVE PORT WRITE WAVEFORMS

| | Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 |
|---------------|---|
| cs | |
| WR | |
| RD | |
| PORTD<7:0> | |
| IBF | |
| OBF | |
| PSPIF | |
| | |

PIC18F87J10 FAMILY

FIGURE 11-4: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 11-21: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|----------|-----------|--------|---------|--------|--------|--------|--------|----------------------------|
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | 56 |
| LATD | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | 56 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 56 |
| PORTE | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | 56 |
| LATE | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | 56 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 56 |
| PSPCON | IBF | OBF | IBOV | PSPMODE | — | — | _ | — | 55 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

12.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software-selectable operation as a timer or counter in both 8-bit or 16-bit modes
- Readable and writable registers
- Dedicated 8-bit, software programmable
 prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt-on-overflow

The T0CON register (Register 12-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 12-1. Figure 12-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 12-1: T0CON: TIMER0 CONTROL REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|--------|--------|-------|-------|-------|-------|-------|-------|
| TMR0ON | T08BIT | TOCS | TOSE | PSA | T0PS2 | T0PS1 | T0PS0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|------------|-------------------|--|-------------------------------|--------------------|
| R = Reada | ble bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value | at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | | |
| bit 7 | TMR0ON | I: Timer0 On/Off Control bit | | |
| | | les Timer0 | | |
| | 0 = Stops | s Timer0 | | |
| bit 6 | T08BIT: 1 | Fimer0 8-Bit/16-Bit Control bi | t | |
| | | r0 is configured as an 8-bit ti | | |
| | | r0 is configured as a 16-bit ti | | |
| bit 5 | TOCS: Ti | mer0 Clock Source Select bi | t | |
| | | sition on TOCKI pin | | |
| | | nal instruction cycle clock (Cl | | |
| bit 4 | | mer0 Source Edge Select bit | | |
| | | ment on high-to-low transitio | • | |
| | | ment on low-to-high transitio | · | |
| bit 3 | PSA: Tim | er0 Prescaler Assignment b | it | |
| | | | d. Timer0 clock input bypasse | - |
| | | | er0 clock input comes from p | rescaler output. |
| bit 2-0 | | 0> : Timer0 Prescaler Select | bits | |
| | | 256 Prescale value | | |
| | | 128 Prescale value | | |
| | | 32 Prescale value | | |
| | | 16 Prescale value | | |
| | | B Prescale value | | |
| | 001 = 1: 4 | 4 Prescale value | | |
| | 000 = 1:2 | 2 Prescale value | | |

12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter. The mode is selected with the T0CS bit (T0CON<5>). In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 12.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

12.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 12-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)







12.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable. Its value is set by the PSA and T0PS<2:0> bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

12.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

12.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before re-enabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|------------|---------------|--------|--------|--------|--------|--------|--------|----------------------------|
| TMR0L | Timer0 Reg | ister Low By | te | | | | | | 54 |
| TMR0H | Timer0 Reg | ister High By | /te | | | | | | 54 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| T0CON | TMR0ON | T08BIT | TOCS | T0SE | PSA | T0PS2 | T0PS1 | T0PS0 | 54 |
| TRISA | _ | _ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 56 |

 TABLE 12-1:
 REGISTERS ASSOCIATED WITH TIMER0

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Timer0.

PIC18F87J10 FAMILY

NOTES:

13.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 13-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 13-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 13-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

| R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|---------|---------|---------|--------|--------|--------|
| RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N |
| bit 7 | | | | | | | bit 0 |

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

| Legend: | | | | |
|--------------|----------------------------------|--|--|--------------------|
| R = Readal | ole bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value a | at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| bit 7 | RD16: 16-Bit F | Read/Write Mode Enal | ble bit | |
| | | • | mer1 in one 16-bit operation mer1 in two 8-bit operations | |
| bit 6 | T1RUN: Timer | 1 System Clock Status | s bit | |
| | | ck is derived from Tim ck is derived from and | | |
| bit 5-4 | T1CKPS<1:0> | : Timer1 Input Clock F | Prescale Select bits | |
| | 11 = 1:8 Preso 10 = 1:4 Preso | | | |
| | 01 = 1:2 Presc | | | |
| | 00 = 1:1 Presc | ale value | | |
| bit 3 | T1OSCEN: Tir | ner1 Oscillator Enable | bit | |
| | | cillator is enabled | | |
| | | cillator is shut off | resistor are turned off to elimin | ate nower drain |
| bit 2 | | | ut Synchronization Select bit | |
| 5.12 | When TMR1C | | | |
| | | chronize external cloc | | |
| | • | e external clock input | | |
| | When TMR1C | | nternal clock when TMR1CS = | 0 |
| bit 1 | - | er1 Clock Source Sele | | 0. |
| | | | OSO/T13CKI pin (on the rising | edae) |
| | 0 = Internal cl | | | |
| bit 0 | TMR1ON: Tim | er1 On bit | | |
| | 1 = Enables T | imer1 | | |
| | 0 = Stops Tim | er1 | | |

13.1 Timer1 Operation

Timer1 can operate in one of these modes:


- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

FIGURE 13-1: TIMER1 BLOCK DIAGRAM Timer1 Oscillator Timer1 Clock Input Qn/Off T1OSO/T13CKI 1 Synchronize Prescaler 0 Fosc/4 1, 2, 4, 8 F Detect Internal 0 Clock T10SI 2 Sleep Input TMR1CS-Timer1 T1OSCEN⁽¹⁾ On/Off T1CKPS<1:0> T1SYNC TMR10N -Set TMR1 Clear TMR1 TMR1L TMR1IF High Byte on Overflow (CCP Special Event Trigger)

Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain.

FIGURE 13-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

13.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 13-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

13.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 13-3. Table 13-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 13-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 13-1: CAPACITOR SELECTION FOR THETIMEROSCILLATOR^(2,3,4)

| Oscillator Type | Freq. | C1 | C2 | | | | | |
|--------------------|---|----------------------|----------------------|--|--|--|--|--|
| LP | 32 kHz | 27 pF ⁽¹⁾ | 27 pF ⁽¹⁾ | | | | | |
| S | Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit. | | | | | | | |
| C | Higher capacitance increases the stability of the oscillator but also increases the start-up time. | | | | | | | |
| t a | Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. | | | | | | | |
| | Capacitor valuonly. | es are for des | ign guidance | | | | | |

13.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS<1:0> (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 4.0 "Power-Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 System Clock Status Flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

13.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC Configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.


13.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 13-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the ECCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 13-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 13-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



13.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

13.5 Resetting Timer1 Using the ECCP Special Event Trigger

If ECCP1 or ECCP2 is configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see Section 18.2.1 "Special Event Trigger" for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

| Note: | The Special Event Triggers from the |
|-------|--------------------------------------|
| | ECCPx module will not set the TMR1IF |
| | interrupt flag bit (PIR1<0>). |

13.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 13.3 "Timer1 Oscillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 13-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

| EXAMPLE | E 13-1: IM | PLEMENTING A RE | AL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE |
|---------|------------|-----------------|--|
| RTCinit | | | |
| | MOVLW | 80h | ; Preload TMR1 register pair |
| | MOVWF | TMR1H | ; for 1 second overflow |
| | CLRF | TMR1L | |
| | MOVLW | b'00001111' | ; Configure for external clock, |
| | MOVWF | TICON | ; Asynchronous operation, external oscillator |
| | CLRF | secs | ; Initialize timekeeping registers |
| | CLRF | mins | ; |
| | MOVLW | .12 | |
| | MOVWF | hours | |
| | BSF | PIE1, TMR1IE | ; Enable Timer1 interrupt |
| | RETURN | | |
| RTCisr | | | |
| | BSF | TMR1H, 7 | ; Preload for 1 sec overflow |
| | BCF | PIR1, TMR1IF | |
| | INCF | secs, F | ; Increment seconds |
| | MOVLW | .59 | ; 60 seconds elapsed? |
| | CPFSGT | secs | |
| | RETURN | | ; No, done |
| | CLRF | secs | ; Clear seconds |
| | INCF | mins, F | ; Increment minutes |
| | MOVLW | .59 | ; 60 minutes elapsed? |
| | CPFSGT | mins | |
| | RETURN | | ; No, done |
| | CLRF | mins | ; clear minutes |
| | INCF | hours, F | ; Increment hours |
| | MOVLW | .23 | ; 24 hours elapsed? |
| | CPFSGT | hours | |
| | RETURN | | ; No, done |
| | CLRF | hours | ; Reset hours |
| | RETURN | | ; Done |

TABLE 13-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------------------------|--|--|---|---|---|--|---|---|
| GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| ïmer1 Reg | ister Low By | /te | | | | | | 54 |
| Timer1 Register High Byte | | | | | | | | 54 |
| RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 54 |
| -1 | IE/GIEH PSPIF PSPIE PSPIP mer1 Reg mer1 Reg RD16 | IE/GIEHPEIE/GIELPSPIFADIFPSPIEADIEPSPIPADIPmer1 Register Low Bymer1 Register High BRD16T1RUN | IE/GIEHPEIE/GIELTMR0IEPSPIFADIFRC1IFPSPIEADIERC1IEPSPIPADIPRC1IPmer1 Register Low Bytemer1 Register High ByteRD16T1RUNT1CKPS1 | BIE/GIEHPEIE/GIELTMR0IEINT0IEPSPIFADIFRC1IFTX1IFPSPIEADIERC1IETX1IEPSPIPADIPRC1IPTX1IPmer1 Register Low Bytemer1 Register High Byte | BIE/GIEHPEIE/GIELTMR0IEINT0IERBIEPSPIFADIFRC1IFTX1IFSSP1IFPSPIEADIERC1IETX1IESSP1IEPSPIPADIPRC1IPTX1IPSSP1IPmer1 Register Low Bytemer1 Register High ByteRD16T1RUNT1CKPS1T1CKPS0T1OSCEN | BIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFPSPIEADIERC1IETX1IESSP1IECCP1IEPSPIPADIPRC1IPTX1IPSSP1IPCCP1IPmer1 Register Low Bytemer1 Register High ByteT1CKPS1T1CKPS0T1OSCENT1SYNC | BIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFTMR2IFPSPIEADIERC1IETX1IESSP1IECCP1IETMR2IEPSPIPADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPmer1 Register Low Bytemer1 Register High ByteRD16T1RUNT1CKPS1T1CKPS0T1OSCENT1SYNCTMR1CS | BIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IFRBIFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFTMR2IFTMR1IFPSPIEADIERC1IETX1IESSP1IECCP1IETMR2IETMR1IEPSPIPADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPTMR1IPmer1 Register Low Bytemer1 Register High ByteRD16T1RUNT1CKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1ON |

Legend: Shaded cells are not used by the Timer1 module.

PIC18F87J10 FAMILY

NOTES:

14.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-Bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 14-1) which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 14-1.

14.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These are selected by the prescaler control bits, T2CKPS<1:0> (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 14.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- · a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 14-1: T2CON: TIMER2 CONTROL REGISTER

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|----------------------|------------------|----------------|------------------|------------------|-----------------|---------|
| — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, read | as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 7 | Unimplemen | ted: Read as ' |)' | | | | |
| bit 6-3 | T2OUTPS<3: | 0>: Timer2 Ou | tput Postscale | Select bits | | | |
| | 0000 = 1:1 P | ostscale | | | | | |
| | 0001 = 1:2 P | ostscale | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | • | _ / / | | | | | |
| | 1111 = 1:16 F | | | | | | |
| bit 2 | TMR2ON: Tin | ner2 On bit | | | | | |
| | 1 = Timer2 is | | | | | | |
| | 0 = Timer2 is | off | | | | | |
| bit 1-0 | T2CKPS<1:0 | >: Timer2 Cloc | k Prescale Se | lect bits | | | |
| | 00 = Prescale | er is 1 | | | | | |
| | 01 = Prescale | er is 4 | | | | | |
| | 1x = Prescale | er is 16 | | | | | |

14.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 19.0 "Master Synchronous Serial Port (MSSP) Module".




TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-------------|--------------|----------|---------------|----------|--------|---------|---------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| TMR2 | Timer2 Reg | jister | | | | | | | 54 |
| T2CON | _ | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 54 |
| PR2 | Timer2 Peri | iod Register | | | | | | | 54 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

15.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- · Software selectable operation as a 16-bit timer or counter
- · Readable and writable 8-bit registers (TMR3H and TMR3L)
- · Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- · Interrupt-on-overflow

bit 7

· Module Reset on CCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 15-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 15-2.

The Timer3 module is controlled through the T3CON register (Register 15-1). It also selects the clock source options for the CCP and ECCP modules; see "CCP Modules and Section 17.1.1 Timer Resources" for more information.

R/W-0

bit 0

T3CON: TIMER3 CONTROL REGISTER REGISTER 15-1: R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 T3SYNC **RD16** T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 TMR3CS TMR3ON

| Legend: | | | | | | | | | |
|---------------|--|--|--|---------------------------------------|--|--|--|--|--|
| R = Readabl | le bit | W = Writable bit | U = Unimplemented bit, | read as '0' | | | | | |
| -n = Value at | t POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | | | |
| bit 7 | | Bit Read/Write Mode Enab | | | | | | | |
| | | • | ner3 in one 16-bit operation ner3 in two 8-bit operations | | | | | | |
| bit 6,3 | T3CCP<2: | 1>: Timer3 and Timer1 to | CCPx Enable bits | | | | | | |
| | 10 = Timer Timer 01 = Timer Timer | 3 and Timer4 are the clock 1 and Timer2 are the clock 3 and Timer4 are the clock 1 and Timer2 are the clock | sources for all CCP/ECCP m sources for ECCP3, CCP4 a sources for ECCP1 and ECC sources for ECCP2, ECCP3, sources for ECCP1 sources for all CCP/ECCP m | nd CCP5; CP2 CCP4 and CCP5; | | | | | |
| bit 5-4 | T3CKPS<1 | F3CKPS<1:0>: Timer3 Input Clock Prescale Select bits | | | | | | | |
| | 10 = 1:4 Pr 01 = 1:2 Pr | rescale value rescale value rescale value rescale value | | | | | | | |
| bit 2 | (Not usable <u>When TMR</u> 1 = Do not | if the device clock comes <u>3CS = 1:</u> synchronize external clock onize external clock input | | | | | | | |
| | This bit is ig | gnored. Timer3 uses the ir | ternal clock when TMR3CS = | 0. | | | | | |
| bit 1 | 1 = Extern | Timer3 Clock Source Sele al clock input from Timer1 al clock (Fosc/4) | | ing edge after the first falling edge | | | | | |
| bit 0 | TMR3ON: 1 = Enable 0 = Stops | | | | | | | | |

15.1 Timer3 Operation

Timer3 can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.





FIGURE 15-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



15.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 15-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

15.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 13.0 "Timer1 Module".

15.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

15.5 Resetting Timer3 Using the ECCP Special Event Trigger

If ECCP1 or ECCP2 is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 18.2.1** "**Special Event Trigger**" for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from an ECCP module, the write will take precedence.

Note: The Special Event Triggers from the ECCPx module will not set the TMR3IF interrupt flag bit (PIR1<0>).

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|------------|---------------|---------|---------|---------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR2 | OSCFIF | CMIF | _ | _ | BCL1IF | — | TMR3IF | CCP2IF | 55 |
| PIE2 | OSCFIE | CMIE | _ | _ | BCL1IE | — | TMR3IE | CCP2IE | 55 |
| IPR2 | OSCFIP | CMIP | _ | _ | BCL1IP | | TMR3IP | CCP2IP | 55 |
| TMR3L | Timer3 Reg | gister Low B | yte | | | | | | 55 |
| TMR3H | Timer3 Reg | gister High B | yte | | | | | | 55 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 54 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 55 |
| | | | | | | | | | |

TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

PIC18F87J10 FAMILY

NOTES:

16.0 TIMER4 MODULE

The Timer4 timer module has the following features:

- 8-Bit Timer register (TMR4)
- 8-Bit Period register (PR4)
- · Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR4 match of PR4

Timer4 has a control register shown in Register 16-1. Timer4 can be shut off by clearing control bit, TMR4ON (T4CON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4 are also controlled by this register. Figure 16-1 is a simplified block diagram of the Timer4 module.

16.1 Timer4 Operation

Timer4 can be used as the PWM time base for the PWM mode of the CCP module. The TMR4 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T4CKPS<1:0> (T4CON<1:0>). The match output of TMR4 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR4 interrupt, latched in flag bit, TMR4IF (PIR3<3>).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR4 register
- a write to the T4CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR4 is not cleared when T4CON is written.

REGISTER 16-1: T4CON: TIMER4 CONTROL REGISTER

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|----------|----------|----------|----------|--------|---------|---------|
| — | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7 Unimplemented: Read as '0'

| bit 6-3 | T4OUTPS<3:0>: Timer4 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale |
|---------|--|
| bit 2 | TMR4ON: Timer4 On bit |
| 5.72 | 1 = Timer4 is on 0 = Timer4 is off |
| bit 1-0 | T4CKPS<1:0>: Timer4 Clock Prescale Select bits |
| | 00 = Prescaler is 1 |
| | 01 = Prescaler is 4 |
| | 1x = Prescaler is 16 |

16.2 Timer4 Interrupt

The Timer4 module has an 8-Bit Period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset.

FIGURE 16-1: TIMER4 BLOCK DIAGRAM

4 1:1 to 1:16 T4OUTPS<3:0> Set TMR4IF Postscaler 2 TMR4 Output T4CKPS<1:0> (to PWM) TMR4/PR4 Reset Match 1:1, 1:4, 1:16 Fosc/4 Comparator PR4 TMR4 Prescaler ₽₹₽ ₽¥ 8 Internal Data Bus

16.3

Timer2 output.

Output of TMR4

The output of TMR4 (before the postscaler) is used

only as a PWM time base for the CCP modules. It is not

used as a baud rate clock for the MSSP as is the

TABLE 16-1: REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-----------------|--------------|----------|----------|----------|--------|---------|---------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| TMR4 | Timer4 Register | | | | | | | | |
| T4CON | _ | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 | 57 |
| PR4 | Timer4 Per | iod Register | | | | | | | 57 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module.

17.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Members of the PIC18F87J10 family of devices all have a total of five CCP (Capture/Compare/PWM) modules. Two of these (CCP4 and CCP5) implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes and are discussed in this section. The other three modules (ECCP1, ECCP2, ECCP3) implement standard Capture and Compare modes, as well as Enhanced PWM modes. These are discussed in Section 18.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Each CCP/ECCP module contains a 16-bit register which can operate as a 16-Bit Capture register, a 16-Bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operation in the following sections is described with respect to CCP4, but is equally applicable to CCP5.

Capture and compare operations described in this chapter apply to all standard and Enhanced CCP modules. The operations of PWM mode, described in **Section 17.4 "PWM Mode"**, apply to CCP4 and CCP5 only.

Note: Throughout this section and Section 18.0 "Enhanced Capture/Compare/PWM (ECCP) Module", references to register and bit names that may be associated with a specific CCP module are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for ECCP1, ECCP2, ECCP3, CCP4 or CCP5.

REGISTER 17-1: CCPxCON: CCPx CONTROL REGISTER (CCP4 AND CCP5)

| UO | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|--------|--------|--------|--------|
| — | — | DCxB1 | DCxB0 | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|--|
| bit 5-4 | DCxB<1:0>: CCP Module x PWM Duty Cycle bit 1 and bit 0 |
| | Capture mode: |
| | Unused. |
| | Compare mode: |
| | Unused. |
| | PWM mode: |
| | These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight Most Significant bits (DCxB<9:2>) of the duty cycle are found in CCPRxL. |
| bit 3-0 | CCPxM<3:0>: CCP Module x Mode Select bits |
| | 0000 = Capture/Compare/PWM disabled (resets CCPx module) |
| | 0001 = Reserved |
| | 0010 = Compare mode, toggle output on match (CCPxIF bit is set) |
| | 0011 = Reserved |
| | 0100 = Capture mode, every falling edge |
| | 0101 = Capture mode, every rising edge |
| | 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge |
| | 1000 = Compare mode; initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit |
| | is set) |
| | 1001 = Compare mode; initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set) |
| | 1010 = Compare mode; generate software interrupt on compare match (CCPxIF bit is set, CCPx pin |
| | reflects I/O state) |
| | 1011 = Reserved |
| | 11xx = PWM mode |
| | |

17.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

17.1.1 CCP MODULES AND TIMER RESOURCES

The CCP/ECCP modules utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode.

TABLE 17-1:CCP MODE – TIMER
RESOURCE

| CCP Mode | Timer Resource | | | | |
|----------|------------------|--|--|--|--|
| Capture | Timer1 or Timer3 | | | | |
| Compare | Timer1 or Timer3 | | | | |
| PWM | Timer2 or Timer4 | | | | |

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the T3CON register (Register 15-1, page 163). Depending on the configuration selected, up to four timers may be active at once, with modules in the same configuration (capture/compare or PWM) sharing timer resources. The possible configurations are shown in Figure 17-1.


17.1.2 ECCP2 PIN ASSIGNMENT

The pin assignment for ECCP2 (capture input, compare and PWM output) can change, based on device configuration. The CCP2MX Configuration bit determines which pin ECCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, ECCP2 is multiplexed with RE7 on 64-pin devices and RB3 or RE7 on 80-pin devices depending on mode setting.

Changing the pin assignment of ECCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for ECCP2 operation regardless of where it is located.

FIGURE 17-1: CCP/ECCP AND TIMER INTERCONNECT CONFIGURATIONS

T3CCP<2:1> = 01



Timer1 is used for all capture and compare operations for all CCP modules. Timer2 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time base.

Timer3 and Timer4 are not available.

TMR1 TMR3 ECCP1 ECCP2 ECCP3 CCP4 CCP5 TMR2 TMR4

Timer1 and Timer2 are used for capture and compare or PWM operations for ECCP1 only (depending on selected mode).

All other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in capture/compare or PWM modes. Timer1 and Timer2 are used for capture and compare or PWM operations for ECCP1 and ECCP2 only (depending on the mode selected for each module). Both modules may use a timer as a common time base if they are both in capture/compare or PWM modes

T3CCP<2:1> = 10

TMR3

ECCP3

CCP4

CCP5

TMR4

TMR1

ECCP1

ECCP2

TMR2

The other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in capture/compare or PWM modes. TMR2 TMR4 Timer3 is used for all capture and compare operations for all CCP modules. Timer4 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time base.

T3CCP<2:1> = 11

TMR3

ECCP1 ECCP2

ECCP3

CCP4

CCP5

TMR1

Timer1 and Timer2 are not available.

17.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- · every falling edge
- · every rising edge
- every 4th rising edge
- · every 16th rising edge

The event is selected by the mode select bits, CCPxM<3:0> (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

17.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

| Note: | If RG4/CCP5 is configured as an output, a | | | | | | |
|-------|---|--|--|--|--|--|--|
| | write to the port can cause a capture | | | | | | |
| | condition. | | | | | | |

17.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 17.1.1 "CCP Modules and Timer Resources").

17.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

17.2.4 CCP PRESCALER


There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCPxM<3:0>). Whenever the CCP module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 17-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 17-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP5 SHOWN)

| CLRF CCP MOVLW NEW | _CAPT_PS ; Lo | rn CCP module off ad WREG with the |
|-----------------------|---------------|---------------------------------------|
| | ; ne | w prescaler mode |
| | ; va | lue and CCP ON |
| MOVWF CCP | 5CON ; Lo | ad CCP5CON with |
| | ; th | is value |

FIGURE 17-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



17.3 Compare Mode

In Compare mode, the 16-Bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- · driven high
- driven low
- toggled (high-to-low or low-to-high)
- remains unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM<3:0>). At the same time, the interrupt flag bit, CCPxIF, is set.

17.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note: Clearing the CCP5CON register will force the RG4 compare output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch.

17.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

17.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.




FIGURE 17-3: COMPARE MODE OPERATION BLOCK DIAGRAM

| TABLE 17-2. REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMERT AND TIMERS | | | | | | | | | .115 |
|---|------------|--|------------|-------------|---------|--------|--------|--------|----------------------------|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| RCON | IPEN | _ | _ | RI | TO | PD | POR | BOR | 54 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR2 | OSCFIF | CMIF | _ | — | BCL1IF | _ | TMR3IF | CCP2IF | 55 |
| PIE2 | OSCFIE | CMIE | _ | _ | BCL1IE | _ | TMR3IE | CCP2IE | 55 |
| IPR2 | OSCFIP | CMIP | _ | _ | BCL1IP | _ | TMR3IP | CCP2IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| TRISG | — | _ | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 56 |
| TMR1L | Timer1 Reg | gister Low B | yte | | | | | | 54 |
| TMR1H | Timer1 Reg | gister High E | Byte | | | | | | 54 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N | 54 |
| TMR3H | Timer3 Reg | gister High E | Byte | | | | | | 55 |
| TMR3L | Timer3 Reg | gister Low B | syte | | | | | | 55 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 55 |
| CCPR4L | Capture/Co | ompare/PWI | M Register | 4 Low Byte | | | | | 57 |
| CCPR4H | Capture/Co | ompare/PWI | M Register | 4 High Byte | | | | | 57 |
| CCPR5L | Capture/Co | ompare/PWI | M Register | 5 Low Byte | | | | | 57 |
| CCPR5H | Capture/Co | Capture/Compare/PWM Register 5 High Byte | | | | | | | |
| CCP4CON | — | | DC4B1 | DC4B0 | CCP4M3 | CCP4M2 | CCP4M1 | CCP4M0 | 57 |
| CCP5CON | | — | DC5B1 | DC5B0 | CCP5M3 | CCP5M2 | CCP5M1 | CCP5M0 | 57 |

| TARI E 17-2. | REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3 |
|--------------|--|
| IADLL II-2. | REDISTERS ASSOCIATED WITH CALTORE, COMILARE, TIMERT AND TIMERS |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by capture/compare, Timer1 or Timer3.

17.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP4 and CCP5 pins are multiplexed with a PORTG data latch, the appropriate TRISG bit must be cleared to make the CCP4 or CCP5 pin an output.

| Note: | Clearing the CCP4CON or CCP5CON register will force the RG3 or RG4 output latch (depending on device configuration) |
|-------|---|
| | to the default low level. This is not the PORTG I/O data latch. |

Figure 17-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up a CCP module for PWM operation, see **Section 17.4.3** "Setup for PWM Operation".

FIGURE 17-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 17-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





17.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 (PR4) register. The PWM period can be calculated using Equation 17-1:

EQUATION 17-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period].

When TMR2 (TMR4) is equal to PR2 (PR4), the following three events occur on the next increment cycle:

- TMR2 (TMR4) is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH
- Note: The Timer2 and Timer 4 postscalers (see Section 14.0 "Timer2 Module" and Section 16.0 "Timer4 Module") are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

17.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. Equation 17-2 is used to calculate the PWM duty cycle in time.

EQUATION 17-2:

PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 (PR4) and TMR2 (TMR4) occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2 (TMR4), concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 (TMR4) prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by Equation 17-3:

EQUATION 17-3:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.

17.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 (PR4) register.
- 2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 (TMR4) prescale value, then enable Timer2 (Timer4) by writing to T2CON (T4CON).
- 5. Configure the CCPx module for PWM operation.

TABLE 17-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

| PWM Frequency | 2.44 kHz | 9.77 kHz | 39.06 kHz | 156.25 kHz | 312.50 kHz | 416.67 kHz |
|----------------------------|----------|----------|-----------|------------|------------|------------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.58 |

PIC18F87J10 FAMILY

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|-------------|--------------|--------------|-----------|----------|--------|---------|---------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| RCON | IPEN | _ | _ | RI | TO | PD | POR | BOR | 54 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| TRISG | — | _ | — | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 56 |
| TMR2 | Timer2 Reg | jister | | | | | | | 54 |
| PR2 | Timer2 Peri | iod Register | | | | | | | 54 |
| T2CON | _ | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 54 |
| TMR4 | Timer4 Reg | jister | | | | | | | 57 |
| PR4 | Timer4 Peri | iod Register | | | | | | | 57 |
| T4CON | _ | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 | 57 |
| CCPR4L | Capture/Co | ompare/PWN | 1 Register 4 | Low Byte | | | | | 57 |
| CCPR4H | Capture/Co | ompare/PWN | 1 Register 4 | High Byte | | | | | 57 |
| CCPR5L | Capture/Co | ompare/PWN | I Register 5 | Low Byte | | | | | 57 |
| CCPR5H | Capture/Co | ompare/PWN | I Register 5 | High Byte | | | | | 57 |
| CCP4CON | — | | DC4B1 | DC4B0 | CCP4M3 | CCP4M2 | CCP4M1 | CCP4M0 | 57 |
| CCP5CON | _ | | DC5B1 | DC5B0 | CCP5M3 | CCP5M2 | CCP5M1 | CCP5M0 | 57 |

TABLE 17-4: REGISTERS ASSOCIATED WITH PWM, TIMER2 AND TIMER4

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM, Timer2 or Timer4.

18.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

In the PIC18F87J10 family of devices, three of the CCP modules are implemented as standard CCP modules with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in **Section 18.4 "Enhanced PWM Mode"**. Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 18-1. It differs from the CCP4CON/ CCP5CON registers in that the two Most Significant bits are implemented to control PWM functionality.

In addition to the expanded range of modes available through the Enhanced CCPxCON register, the ECCP modules each have two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCPxDEL (Dead-Band Delay)
- ECCPxAS (Auto-Shutdown Configuration)

REGISTER 18-1: CCPxCON: ENHANCED CCPx CONTROL REGISTER (ECCP1/ECCP2/ECCP3)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
|---------------|---|--------------------------------------|----------------|--|------------------|--------------------|----------------|--|--|--|--|
| PxM1 | PxM0 | DCxB1 | DCxB0 | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 | | | | |
| bit 7 | · | • | | • | • | | bit (| | | | |
| Legend: | | | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | | x = Bit is unki | nown | | | | |
| | | | | | | | | | | | |
| bit 7-6 | PxM<1:0>: | Enhanced PWN | l Output Confi | guration bits | | | | | | | |
| | | : 2> = 00, 01, 10 | | | | | | | | | |
| | | signed as captu | ure/compare in | nput/output; Pxl | B, PxC, PxD as | signed as port | pins | | | | |
| | If CCPxM<3 | | | | | | | | | | |
| | | output: PxA mo dge output forw | | | | | | | | | |
| | | idge output: P1A | | | | | d as port pins | | | | |
| | | dge output reve | | | | | | | | | |
| bit 5-4 | DCxB<1:0>: PWM Duty Cycle Bit 1 and Bit 0 | | | | | | | | | | |
| | Capture mode: | | | | | | | | | | |
| | Unused. | | | | | | | | | | |
| | Compare mode: | | | | | | | | | | |
| | PWM mode: | Unused. | | | | | | | | | |
| | | e the 2 LSbs of th | ne 10-bit PWM | duty cycle. The | 8 MSbs of the d | luty cycle are fou | und in CCPRxL | | | | |
| bit 3-0 | CCPxM<3:0 | >: Enhanced Co | CP Module x I | Mode Select bit | s | | | | | | |
| | 0000 = Capture/Compare/PWM off (resets ECCPx module) | | | | | | | | | | |
| | 0001 = Reserved | | | | | | | | | | |
| | 0010 = Compare mode, toggle output on match | | | | | | | | | | |
| | 0011 = Capture mode 0100 = Capture mode, every falling edge | | | | | | | | | | |
| | 0100 - Capture mode, every rising edge | | | | | | | | | | |
| | 0110 = Capture mode, every 4th rising edge | | | | | | | | | | |
| | 0111 = Capture mode, every 16th rising edge | | | | | | | | | | |
| | 1000 = Compare mode, initialize ECCPx pin low, set output on compare match (set CCPxIF) | | | | | | | | | | |
| | 1001 = Compare mode, initialize ECCPx pin high, clear output on compare match (set CCPxIF) 1010 = Compare mode, generate software interrupt only, ECCPx pin reverts to I/O state | | | | | | | | | | |
| | 1011 = Com | ipare mode, trig er also starts A | ger special ev | ent (ECCPx res | ets TMR1 or TI | MR3, sets CCP | xIF bit, ECCP | | | | |
| | 1100 = PWN | /I mode: PxA, P | xC active-high | n; PxB, PxD act | tive-high (| | | | | | |
| | | / mode: PxA, P | | | | | | | | | |
| | | /I mode: PxA, P /I mode: PxA, P | | | | | | | | | |
| | | | | , \mathbf{D} , \mathbf{D} , \mathbf{D} , \mathbf{D} acti | v-10w | | | | | | |
| | | | | | 50000 | | | | | | |

Note 1: Implemented only for ECCP1 and ECCP2; same as '1010' for ECCP3.

18.1 ECCP Outputs and Configuration

Each of the Enhanced CCP modules may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated PxA through PxD, are multiplexed with various I/O pins. Some ECCP pin assignments are constant, while others change based on device configuration. For those pins that do change, the controlling bits are:

- CCP2MX Configuration bit
- ECCPMX Configuration bit (80-pin devices only)
- Program Memory Operating mode, set by the EMB Configuration bits (80-pin devices only)

The pin assignments for the Enhanced CCP modules are summarized in Table 18-1, Table 18-2 and Table 18-3. To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the PxMx and CCPxMx bits (CCPxCON<7:6> and <3:0>, respectively). The appropriate TRIS direction bits for the corresponding port pins must also be set as outputs.

18.1.1 ECCP1/ECCP3 OUTPUTS AND PROGRAM MEMORY MODE

In 80-pin devices, the use of Extended Microcontroller mode has an indirect effect on the use of ECCP1 and ECCP3 in Enhanced PWM modes. By default, PWM outputs, P1B/P1C and P3B/P3C, are multiplexed to PORTE pins, along with the high-order byte of the external memory bus. When the bus is active in Extended Microcontroller mode, it overrides the Enhanced CCP outputs and makes them unavailable. Because of this, ECCP1 and ECCP3 can only be used in compatible (single-output) PWM modes when the device is in Extended Microcontroller mode and default pin configuration.

An exception to this configuration is when a 12-bit address width is selected for the external bus (EMB<1:0> Configuration bits = 01). In this case, the upper pins of PORTE continue to operate as digital I/O, even when the external bus is active. P1B/P1C and P3B/P3C remain available for use as Enhanced PWM outputs.

If an application requires the use of additional PWM outputs during Enhanced microcontroller operation, the P1B/P1C and P3B/P3C outputs can be reassigned to the upper bits of PORTH. This is done by clearing the ECCPMX Configuration bit.

18.1.2 ECCP2 OUTPUTS AND PROGRAM MEMORY MODES

For 80-pin devices, the program memory mode of the device (Section 6.1.3 "PIC18F8XJ10/8XJ15 Program Memory Modes") also impacts pin multiplexing for the module.

The ECCP2 input/output (ECCP2/P2A) can be multiplexed to one of three pins. The default assignment (CCP2MX Configuration bit is set) for all devices is RC1. Clearing CCP2MX reassigns ECCP2/P2A to RE7.

An additional option exists for 80-pin devices. When these devices are operating in Microcontroller mode, the multiplexing options described above still apply. In Extended Microcontroller mode, clearing CCP2MX reassigns ECCP2/P2A to RB3.

18.1.3 USE OF CCP4 AND CCP5 WITH ECCP1 AND ECCP3

Only the ECCP2 module has four dedicated output pins that are available for use. Assuming that the I/O ports or other multiplexed functions on those pins are not needed, they may be used whenever needed without interfering with any other CCP module.

ECCP1 and ECCP3, on the other hand, only have three dedicated output pins: ECCPx/PxA, PxB and PxC. Whenever these modules are configured for Quad PWM mode, the pin normally used for CCP4 or CCP5 becomes the PxD output pins for ECCP3 and ECCP1, respectively. The CCP4 and CCP5 modules remain functional but their outputs are overridden.

18.1.4 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP modules can utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode. Additional details on timer resources are provided in Section 17.1.1 "CCP Modules and Timer Resources".

| TABLE 10-1. | | | | | | | | | |
|--------------------------------|--|--------------|--------------|---------------|---------------|---------------|--------------|--|--|
| ECCP Mode | CCP1CON Configuration | RC2 | RE6 | RE5 | RG4 | RH7 | RH6 | | |
| All PIC18F6XJ10/6XJ15 Devices: | | | | | | | | | |
| Compatible CCP | 00xx 11xx | ECCP1 | RE6 | RE5 | RG4/CCP5 | N/A | N/A | | |
| Dual PWM | 10xx 11xx | P1A | P1B | RE5 | RG4/CCP5 | N/A | N/A | | |
| Quad PWM | x1xx 11xx | P1A | P1B | P1C | P1D | N/A | N/A | | |
| | PIC18F8XJ10/8XJ15 Devices, ECCPMX = 0, Microcontroller mode: | | | | | | | | |
| Compatible CCP | 00xx 11xx | ECCP1 | RE6/AD14 | RE5/AD13 | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Dual PWM | 10xx 11xx | P1A | RE6/AD14 | RE5/AD13 | RG4/CCP5 | P1B | RH6/AN14 | | |
| Quad PWM | x1xx 11xx | P1A | RE6/AD14 | RE5/AD13 | P1D | P1B | P1C | | |
| PIC18F8XJ10/8 | XJ15 Devices, E | ECCPMX = 1, | Extended Mid | crocontroller | mode, 16-Bit | or 20-Bit Add | Iress Width: | | |
| Compatible CCP | 00xx 11xx | ECCP1 | RE6/AD14 | RE5/AD13 | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| | | | 10/8XJ15 Dev | | | | | | |
| N | licrocontroller r | node or Exte | nded Microco | ontroller mod | e, 12-Bit Add | ress Width: | | | |
| Compatible CCP | 00xx 11xx | ECCP1 | RE6/AD14 | RE5/AD13 | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Dual PWM | 10xx 11xx | P1A | P1B | RE5/AD13 | RG4/CCP5 | RH7/AN15 | RH6/AN14 | | |
| Quad PWM | x1xx 11xx | P1A | P1B | P1C | P1D | RH7/AN15 | RH6/AN14 | | |

TABLE 18-1: PIN CONFIGURATIONS FOR ECCP1

Legend: x = Don't care, N/A = Not available. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.
 Note 1: With ECCP1 in Quad PWM mode, CCP5's output is overridden by P1D; otherwise, CCP5 is fully operational.

| TABLE 18-2: PIN CONFIGURATIONS FOR ECCP2 |
|--|
|--|

| ECCP Mode CCP2CON Configuration | | RB3 | RC1 | RE7 | RE2 | RE1 | RE0 | | |
|---|---|----------|-----------|----------|--------|--------|--------|--|--|
| All Devices, CCP2MX = 1, Either Operating mode: | | | | | | | | | |
| Compatible CCP | 00xx 11xx | RB3/INT3 | ECCP2 | RE7 | RE2 | RE1 | RE0 | | |
| Dual PWM | 10xx 11xx | RB3/INT3 | P2A | RE7 | P2B | RE1 | RE0 | | |
| Quad PWM | x1xx 11xx | RB3/INT3 | P2A | RE7 | P2B | P2C | P2D | | |
| All Devices, CCP2MX = 0, Microcontroller mode: | | | | | | | | | |
| Compatible CCP | 00xx 11xx | RB3/INT3 | RC1/T1OS1 | ECCP2 | RE2 | RE1 | RE0 | | |
| Dual PWM | 10xx 11xx | RB3/INT3 | RC1/T1OS1 | P2A | P2B | RE1 | RE0 | | |
| Quad PWM | x1xx 11xx | RB3/INT3 | RC1/T1OS1 | P2A | P2B | P2C | P2D | | |
| | PIC18F8XJ10/8XJ15 Devices, CCP2MX = 0, Extended Microcontroller mode: | | | | | | | | |
| Compatible CCP | 00xx 11xx | ECCP2 | RC1/T1OS1 | RE7/AD15 | RE2/CS | RE1/WR | RE0/RD | | |
| Dual PWM | 10xx 11xx | P2A | RC1/T1OS1 | RE7/AD15 | P2B | RE1/WR | RE0/RD | | |
| Quad PWM | x1xx 11xx | P2A | RC1/T1OS1 | RE7/AD15 | P2B | P2C | P2D | | |

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP2 in a given mode.

| ECCP Mode | ECCP Mode CCP3CON Configuration | | RE4 | RE3 | RG3 | RH5 | RH4 | | |
|--------------------------------|--|--------------|--------------|---------------|----------------|---------------|--------------|--|--|
| All PIC18F6XJ10/6XJ15 Devices: | | | | | | | | | |
| Compatible CCP | 00xx 11xx | ECCP3 | RE4 | RE3 | RG3/CCP4 | N/A | N/A | | |
| Dual PWM | 10xx 11xx | P3A | P3B | RE3 | RG3/CCP4 | N/A | N/A | | |
| Quad PWM | x1xx 11xx | P3A | P3B | P3C | P3D | N/A | N/A | | |
| | PIC18F8XJ10/8XJ15 Devices, ECCPMX = 0, Microcontroller mode: | | | | | | | | |
| Compatible CCP | 00xx 11xx | ECCP3 | RE6/AD14 | RE5/AD13 | RG3/CCP4 | RH7/AN15 | RH6/AN14 | | |
| Dual PWM | 10xx 11xx | P3A | RE6/AD14 | RE5/AD13 | RG3/CCP4 | P3B | RH6/AN14 | | |
| Quad PWM | x1xx 11xx | P3A | RE6/AD14 | RE5/AD13 | P3D | P3B | P3C | | |
| PIC18F8XJ10/8 | XJ15 Devices, E | CCPMX = 1, | Extended Mid | crocontroller | mode, 16-Bit | or 20-Bit Add | Iress Width: | | |
| Compatible CCP | 00xx 11xx | ECCP3 | RE6/AD14 | RE5/AD13 | RG3/CCP4 | RH7/AN15 | RH6/AN14 | | |
| | | | 10/8XJ15 Dev | | | | | | |
| N | licrocontroller r | node or Exte | nded Microco | ontroller mod | e, 12-Bit Addı | ress Width: | | | |
| Compatible CCP | 00xx 11xx | ECCP3 | RE4/AD12 | RE3/AD11 | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | |
| Dual PWM | 10xx 11xx | P3A | P3B | RE3/AD11 | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | |
| Quad PWM | x1xx 11xx | P3A | P3B | P3C | P3D | RH5/AN13 | RH4/AN12 | | |

TABLE 18-3: PIN CONFIGURATIONS FOR ECCP3

Legend: x = Don't care, N/A = Not available. Shaded cells indicate pin assignments not used by ECCP3 in a given mode. **Note 1:** With ECCP3 in Quad PWM mode, CCP4's output is overridden by P1D; otherwise, CCP4 is fully operational.

18.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP4. These are discussed in detail in Section 17.2 "Capture Mode" and Section 17.3 "Compare Mode".

18.2.1 SPECIAL EVENT TRIGGER

ECCP1 and ECCP2 incorporate an internal hardware trigger that is generated in Compare mode on a match between the CCPRx register pair and the selected timer. This can be used in turn to initiate an action. This mode is selected by setting CCPxCON<3:0> to '1011'.

The Special Event Trigger output of either ECCP1 or ECCP2 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPRx register pair to effectively be a 16-bit programmable period register for Timer1 or Timer3. In addition, the ECCP2 Special Event Trigger will also start an A/D conversion if the A/D module is enabled.

Special Event Triggers are not implemented for ECCP3, CCP4 or CCP5. Selecting the Special Event Trigger mode for these modules has the same effect as selecting the Compare with Software Interrupt mode (CCPxM<3:0> = 1010).

Note: The Special Event Trigger from ECCP2 will not set the Timer1 or Timer3 interrupt flag bits.

18.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode, as described in **Section 17.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode as in Tables 18-1 through 18-3.

| Note: | When setting up single-output PWM | | | | | | |
|-------|---|--|--|--|--|--|--|
| | operations, users are free to use either of | | | | | | |
| | the processes described in Section 17.4.3 | | | | | | |
| | "Setup for PWM Operation" or | | | | | | |
| | Section 18.4.9 "Setup for PWM Opera- | | | | | | |
| | tion". The latter is more generic but will | | | | | | |
| | work for either single or multi-output PWM. | | | | | | |
| | • | | | | | | |

18.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated PxA through PxD. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the PxM<1:0> and CCPxM<3:0> bits of the CCPxCON register (CCPxCON<7:6> and CCPxCON<3:0>, respectively).

For the sake of clarity, Enhanced PWM mode operation is described generically throughout this section with respect to ECCP1 and TMR2 modules. Control register names are presented in terms of ECCP1. All three Enhanced modules, as well as the two timer resources, can be used interchangeably and function identically. TMR2 or TMR4 can be selected for PWM operation by selecting the proper bits in T3CON.

Figure 18-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM

waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

18.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the equation:

EQUATION 18-1:


```
PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)
```

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 14.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 18-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



18.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the equation:


EQUATION 18-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • TOSC • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the ECCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 18-3:



Note: If the PWM duty cycle value is longer than the PWM period, the ECCP1 pin will not be cleared.

18.4.3 PWM OUTPUT CONFIGURATIONS

The P1M<1:0> bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- · Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 18.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 18-2.

| PWM Frequency | 2.44 kHz | 9.77 kHz | 39.06 kHz | 156.25 kHz | 312.50 kHz | 416.67 kHz |
|----------------------------|----------|----------|-----------|------------|------------|------------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.58 |

| CCP1CON<7:6> | SIGNAL | 0 Duty Cycle ─ | PR2 + |
|------------------------|---------------|----------------------|----------------------|
| | | | — Period — → |
| 00 (Single Output) | P1A Modulated | Delay ⁽¹⁾ | Delay ⁽¹⁾ |
| | P1A Modulated | | |
| 10 (Half-Bridge) | P1B Modulated | | |
| | P1A Active | _ <u> </u> | 1 1 1 1 1 1 |
| (Full-Bridge, | P1B Inactive | _ | |
| ⁰¹ Forward) | P1C Inactive | | |
| | P1D Modulated | | |
| | P1A Inactive | : | |
| 11 (Full-Bridge, | P1B Modulated | | |
| Reverse) | P1C Active | | |
| | P1D Inactive | _ | |

FIGURE 18-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

FIGURE 18-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

| 00 | (Single Output) | P1A Modulated | | | | I I I |
|------|-----------------------|------------------------|----------------|----------------------|----------------------|-------------|
| | | P1A Modulated | | <-> | | |
| 10 | (Half-Bridge) | P1B Modulated | <u>'[</u> ' | Delay ⁽¹⁾ | Delay ⁽¹⁾ | |
| | | P1A Active | | | | 1 1 |
| | (Full-Bridge, | P1B Inactive | ; | | | |
| 01 | ¹ Forward) | P1C Inactive | | | | |
| | | P1D Modulated | | | | 1 |
| | | P1A Inactive | | | | 1 1 1 |
| 11 | (Full-Bridge, | P1B Modulated | | | | 1 |
| ΤT | Reverse) | P1C Active | | | | 1 1 1 |
| | | P1D Inactive | | | | |
| elat | ionships: | | 1 | | 1 | 1 |
| Pe | riod = 4 * Tosc * (P | R2 + 1) * (TMR2 Presca | | * (TMR2 Prescale \ | | |

18.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 18-4). This mode can be used for half-bridge applications, as shown in Figure 18-5, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, P1DC<6:0>, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 18.4.6** "**Programmable Dead-Band Delay**" for more details on dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTE<6> data latches, the TRISC<2> and TRISE<6> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 18-4: HALF-BRIDGE PWM OUTPUT





FIGURE 18-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



18.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 18-6. P1A, P1B, P1C and P1D outputs are multiplexed with the port pins as described in Table 18-1, Table 18-2 and Table 18-3. The corresponding TRIS bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.







FIGURE 18-7: EXAMPLE OF FULL-BRIDGE APPLICATION



18.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows users to control the forward/ reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 18-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 18-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices QC and QD (see Figure 18-7) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.


If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.









18.4.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shoot-through current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 18-4 for illustration. The lower seven bits of the ECCP1DEL register (Register 18-2) set the delay period in terms of microcontroller instruction cycles (Tcy or 4 Tosc).

18.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the two comparator modules or the FLT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low-level digital signal on the FLT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCP1AS<2:0> bits (bits<6:4> of the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSS1AC<1:0> and PSS1BD<1:0> bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/ P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCP1ASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCP1ASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCP1ASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCP1ASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCP1ASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCP1ASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Writing to the ECCP1ASE bit is disabled Note: while a shutdown condition is active.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|---|-------|------------------|--------------|----------------------|--------|--------------------|-------|--|
| PxRSEN | PxDC6 | PxDC5 | PxDC4 | PxDC3 | PxDC2 | PxDC1 | PxDC0 | |
| bit 7 | | | | | | | bit 0 | |
| · · | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit | | | U = Unimpler | mented bit, read | as '0' | | | |
| -n = Value at POR '1' | | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | | |
| bit 7 PxRSEN: PWM Restart Enable bit 1 = Upon auto-shutdown, the ECCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically 0 = Upon auto-shutdown, ECCPxASE must be cleared in software to restart the PWM bit 6-0 PxDC<6:0>: PWM Delay Count bits Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled and actual time for a PWM signal to transition to active. | | | | | | | | |

ECCPxDEL: PWM DEAD-BAND DELAY REGISTER REGISTER 18-2:

REGISTER 18-3: ECCPxAS: ENHANCED CCPx AUTO-SHUTDOWN CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|-----------------|--|---|---|------------------|-------------------|-----------------|---------|--|--|--|
| ECCPxASE | ECCPxAS2 | ECCPxAS1 | ECCPxAS0 | PSSxAC1 | PSSxAC0 | PSSxBD1 | PSSxBD0 | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | | | Vritable bit U = Unimplemented bit, read as '0' | | | | | | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unki | nown | | | |
| bit 7 | | ECCPx Auto-S | butdown Evor | t Statua bit | | | | | | |
| Sit 7 | | | | | | -1-1- | | | | |
| | | wn event nas o outputs are ope | | Px outputs are | e in a shutdown | state | | | | |
| bit 6-4 | | • • | • | Course Coloct | hita | | | | | |
| DIL 0-4 | ECCPxAS<2:0>: ECCPx Auto-Shutdown Source Select bits | | | | | | | | | |
| | | 111 = FLT0 or Comparator 1 or Comparator 2110 = FLT0 or Comparator 2 | | | | | | | | |
| | | r Comparator 7 | | | | | | | | |
| | 100 = FLT0 | r oomparator | • | | | | | | | |
| | 011 = Either Comparator 1 or 2 | | | | | | | | | |
| | 010 = Comparator 2 output | | | | | | | | | |
| | 001 = Comparator 1 output | | | | | | | | | |
| | 000 = Auto-s ł | hutdown is disa | abled | | | | | | | |
| bit 3-2 | PSSxAC<1:0 | Pins A and | C Shutdown S | tate Control bi | ts | | | | | |
| | 1x = Pins A and C tri-state | | | | | | | | | |
| | 01 = Drive Pins A and C to '1' | | | | | | | | | |
| | | ns A and C to ' | - | | (4) | | | | | |
| bit 1-0 | PSSxBD<1:0 | >: Pins B and | D Shutdown S | tate Control bi | ts ⁽¹⁾ | | | | | |
| | 1x = Pins B a | | _ | | | | | | | |
| | 01 = Drive Pir | ns B and D to ' | 1' | | | | | | | |

00 = Drive Pins B and D to '0'

18.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the P1RSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with P1RSEN = 1 (Figure 18-10), the ECCP1ASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If P1RSEN = 0 (Figure 18-11), once a shutdown condition occurs, the ECCP1ASE bit will remain set until it is cleared by firmware. Once ECCP1ASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

| Note: | Writing to the ECCP1ASE bit is disabled |
|-------|---|
| | while a shutdown condition is active. |

Independent of the P1RSEN bit setting, if the auto-shutdown source is one of the comparators, the shutdown condition is a level. The ECCP1ASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCP1ASE bit.

18.4.8 START-UP CONSIDERATIONS

When the ECCP1 module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M<1:0> bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended since it may result in damage to the application circuits.

© 2009 Microchip Technology Inc.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP1 module may cause damage to the application circuit. The ECCP1 module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 18-10: PWM AUTO-SHUTDOWN (P1RSEN = 1, AUTO-RESTART ENABLED)





FIGURE 18-11: PWM AUTO-SHUTDOWN (P1RSEN = 0, AUTO-RESTART DISABLED)



18.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCPx module for PWM operation:

- 1. Configure the PWM pins, PxA and PxB (and PxC and PxD, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 (PR4) register.
- Configure the ECCPx module for the desired PWM mode and configuration by loading the CCPxCON register with the appropriate values:
 - Select one of the available output configurations and direction with the PxM<1:0> bits.
 - Select the polarities of the PWM output signals with the CCPxM<3:0> bits.
- 4. Set the PWM duty cycle by loading the CCPRxL register and the CCPxCON<5:4> bits.
- 5. For auto-shutdown:
 - Disable auto-shutdown; ECCP1ASE = 0.
 - · Configure auto-shutdown source.
 - · Wait for Run condition.
- 6. For Half-Bridge Output mode, set the dead-band delay by loading ECCPxDEL<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCPxAS register:
 - Select the auto-shutdown sources using the ECCPxAS<2:0> bits.
 - Select the shutdown states of the PWM output pins using the PSSxAC<1:0> and PSSxBD<1:0> bits.
 - Set the ECCPxASE bit (ECCPxAS<7>).

- 8. If auto-restart operation is required, set the PxRSEN bit (ECCPxDEL<7>).
- 9. Configure and start TMRx (TMR2 or TMR4):
 - Clear the TMRx interrupt flag bit by clearing the TMRxIF bit (PIR1<1> for Timer2 or PIR3<3> for Timer4).
 - Set the TMRx prescale value by loading the TxCKPS bits (TxCON<1:0>).
 - Enable Timer2 (or Timer4) by setting the TMRxON bit (TxCON<2>).
- 10. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRx overflows (TMRxIF bit is set).
 - Enable the ECCPx/PxA, PxB, PxC and/or PxD pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPxASE bit (ECCPxAS<7>).

18.4.10 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the ECCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

| IABLE 18-5 | E REGISTERS ASSOCIATED WITH ECCP MODULES AND TIMERT TO TIMER | | | | | | 4 | | |
|-------------------------|--|----------------|----------------|----------|----------|---------|---------|---------|----------------------------|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| RCON | IPEN | _ | _ | RI | TO | PD | POR | BOR | 54 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR2 | OSCFIF | CMIF | _ | — | BCL1IF | _ | TMR3IF | CCP2IF | 55 |
| PIE2 | OSCFIE | CMIE | _ | _ | BCL1IE | _ | TMR3IE | CCP2IE | 55 |
| IPR2 | OSCFIP | CMIP | _ | — | BCL1IP | _ | TMR3IP | CCP2IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 56 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 56 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 56 |
| TRISG | — | — | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 56 |
| TRISH | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 56 |
| TMR1L | Timer1 Regi | ster Low Byte | 9 | | | | | | 54 |
| TMR1H | Timer1 Regi | ster High Byte | е | | | | | | 54 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 54 |
| TMR2 | Timer2 Regi | ster | | | | | | | 54 |
| T2CON | — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 54 |
| PR2 | Timer2 Peric | d Register | | | | | | | 54 |
| TMR3L | Timer3 Regi | ster Low Byte | 9 | | | | | | 55 |
| TMR3H | Timer3 Regi | ster High Byte | е | | | | | | 55 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 55 |
| TMR4 | Timer4 Regi | | | | | | | | 57 |
| T4CON | — | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 | 57 |
| PR4 | Timer4 Peric | od Register | | | | | | | 57 |
| CCPRxL ⁽¹⁾ | Capture/Con | npare/PWM F | Register x Lo | w Byte | | | | | 55 |
| CCPRxH ⁽¹⁾ | Capture/Con | npare/PWM F | Register x Hiç | gh Byte | | | | | 55, |
| CCPxCON ⁽¹⁾ | PxM1 | PxM0 | DCxB1 | DCxB0 | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 | 55 |
| ECCPxAS ⁽¹⁾ | ECCPxASE | ECCPxAS2 | ECCPxAS1 | ECCPxAS0 | PSSxAC1 | PSSxAC0 | PSSxBD1 | PSSxBD0 | 55, 57 |
| ECCPxDEL ⁽¹⁾ | PxRSEN | PxDC6 | PxDC5 | PxDC4 | PxDC3 | PxDC2 | PxDC1 | PxDC0 | 57 |
| | | | | | | | | | |

TABLE 18-5: REGISTERS ASSOCIATED WITH ECCP MODULES AND TIMER1 TO TIMER4

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: Generic term for all of the identical registers of this name for all Enhanced CCP modules, where 'x' identifies the individual module (ECCP1, ECCP2 or ECCP3). Bit assignments and Reset values for all registers of the same generic name are identical.

19.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

19.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- Slave mode (with address masking for both 10-bit and 7-bit addressing)

All members of the PIC18F87J10 family have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other.

Note: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O signals use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required. Control bit names are not individuated.

19.2 Control Registers

Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual Configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I²C mode.

Additional details are provided under the individual sections.

Note: In devices with more than one MSSP module, it is very important to pay close attention to SSPCON register names. SSP1CON1 and SSP1CON2 control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.

19.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDOx) RC5/SDO1 or RD4/SDO2
- Serial Data In (SDIx) RC4/SDI1/SDA1 or RD5/SDI2/SDA2
- Serial Clock (SCKx) RC3/SCK1/SCL1 or RD6/SCK2/SCL2


Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SSx) – RF7/SS1 or RD7/SS2

Figure 19-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 19-1:

MSSP BLOCK DIAGRAM (SPI MODE)



19.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPxCON1)
- MSSP Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSP Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

REGISTER 19-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

| R/W-0 | R/W-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
|---------------|--|--------------------------------------|----------------|-------------------|-----------------|-----------------|-------------|--|--|--|--|
| SMP | CKE ⁽¹⁾ | D/A | P | s | R/W | UA | BF | | | | |
| bit 7 | 02 | | | | | • | bit (| | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimpler | mented bit, rea | ad as '0' | | | | | |
| -n = Value at | POR | '1' = Bit is set | t | '0' = Bit is cle | eared | x = Bit is unki | nown | | | | |
| | | | | | | | | | | | |
| bit 7 | SMP: Samp | | | | | | | | | | |
| | SPI Master | | | | | | | | | | |
| | | ita sampled at e | | | | | | | | | |
| | Input data sampled at middle of data output time SPI Slave mode: | | | | | | | | | | |
| | | be cleared when | SPI is used i | n Slave mode. | | | | | | | |
| bit 6 | CKE: SPI Clock Select bit ⁽¹⁾ | | | | | | | | | | |
| | 1 = Transmit occurs on transition from active to Idle clock state | | | | | | | | | | |
| | _ | it occurs on tran | sition from Id | le to active cloc | k state | | | | | | |
| bit 5 | D/A: Data/Address bit | | | | | | | | | | |
| | Used in I ² C | mode only. | | | | | | | | | |
| bit 4 | P: Stop bit Used in I ² C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared. | | | | | | | | | | |
| | | mode only. This | bit is cleared | when the MSS | SP module is c | lisabled, SSPEN | is cleared. | | | | |
| bit 3 | | S: Start bit | | | | | | | | | |
| | Used in I ² C | | | | | | | | | | |
| bit 2 | | R/W: Read/Write Information bit | | | | | | | | | |
| | Used in I ² C mode only. | | | | | | | | | | |
| bit 1 | UA: Update Address bit | | | | | | | | | | |
| L:4 0 | Used in I ² C mode only. BF: Buffer Full Status bit (Receive mode only) | | | | | | | | | | |
| bit 0 | | • | | oniy) | | | | | | | |
| | | e complete, SSP e not complete, S | | empty | | | | | | | |
| | | | | | | | | | | | |
| Note 1: Th | ne polarity of th | e clock state is s | set by the CK | P bit (SSPxCO | N1<4>) | | | | | | |

Note 1: The polarity of the clock state is set by the CKP bit (SSPxCON1<4>).

REGISTER 19-2: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|----------------------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV ⁽¹⁾ | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | • | | | bit 0 |

| Legend: | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

| bit 7 | WCOL: Write Collision Detect bit |
|---------|--|
| | 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) |
| | 0 = No collision |
| bit 6 | SSPOV: Receive Overflow Indicator bit ⁽¹⁾ |
| | <u>SPI Slave mode:</u> 1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. The user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow |
| bit 5 | SSPEN: Master Synchronous Serial Port Enable bit |
| | 1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as serial port pins⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins⁽²⁾ |
| bit 4 | CKP: Clock Polarity Select bit |
| | 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level |
| bit 3-0 | SSPM<3:0>: Master Synchronous Serial Port Mode Select bits |
| | 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin⁽³⁾ 0100 = SPI Slave mode, clock = SCKx pin, SSx pin control enabled⁽³⁾ 0011 = SPI Master mode, clock = TMR2 output/2⁽³⁾ 0010 = SPI Master mode, clock = Fosc/64⁽³⁾ 0001 = SPI Master mode, clock = Fosc/16⁽³⁾ |
| | 0001 = SPI Master mode, clock = FOSC/4(3) |
| Note 1: | In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register. |

- 2: When enabled, these pins must be properly configured as input or output.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in I²C mode only.

19.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

Each MSSP module consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full detect bit, BF (SSPxSTAT<0>), and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL (SSPxCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPxBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF (SSPxSTAT<0>), indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 19-1 shows the loading of the SSPxBUF (SSPxSR) for data transmission.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various status conditions.

| LOOP | BRA | LOOP | ;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSP1BUF |
|------|---------------|----------------------|--|
| | MOVWF | RXDATA | ;Save in user RAM, if data is meaningful |
| | MOVF MOVWF | TXDATA, W SSP1BUF | ;W reg = contents of TXDATA ;New data to xmit |

19.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDIx is automatically controlled by the SPI module
- SDOx must have the TRISC<5> or TRISD<4> bit cleared
- SCKx (Master mode) must have the TRISC<3> or TRISD<6>bit cleared
- SCKx (Slave mode) must have the TRISC<3> or TRISD<6> bit set
- SSx must have the TRISF<7> or TRISD<7> bit set


Any serial port function that is not desired may be overridden by programming the corresponding Data Direction (TRIS) register to the opposite value.

19.3.4 TYPICAL CONNECTION

Figure 19-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- Master sends dummy data Slave sends data

FIGURE 19-2: SPI MASTER/SLAVE CONNECTION



19.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 1, Figure 19-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This then, would give waveforms for SPI communication as

shown in Figure 19-3, Figure 19-5 and Figure 19-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 19-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.




FIGURE 19-3: SPI MODE WAVEFORM (MASTER MODE)

19.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device can be configured to wake-up from Sleep.

19.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with the \overline{SSx} pin control enabled (SSPxCON1<3:0> = 04h). When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven. When the \overline{SSx} pin goes high, the SDOx pin is no longer driven, even if in the middle of a

transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


| Note 1: | When | the | SPI | is | in | Slave | e i | mode |
|---------|--------|---------|-----------|------|-------|----------|-------|-------|
| | with | SSx | pin | C | contr | ol | ena | abled |
| | (SSPx | CON1 | <3:0> | = 0 | 100 |), th | ne | SPI |
| | module | will re | set if th | ne S | SX p | in is se | et to | VDD. |
| | | | | | | | | |

2: If the SPI is used in Slave mode with CKE set, then the SSx pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDI function) since it cannot create a bus conflict.









FIGURE 19-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



19.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock can be from the primary clock source, the secondary clock (Timer1 oscillator) or the INTOSC source. See Section 3.6 "Clock Sources and Oscillator Switching" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

19.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.3.10 BUS MODE COMPATIBILITY

Table 19-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

| Standard SPI Mode | Control Bits State | | | | |
|-------------------|--------------------|-----|--|--|--|
| Terminology | СКР | CKE | | | |
| 0, 0 | 0 | 1 | | | |
| 0, 1 | 0 | 0 | | | |
| 1, 0 | 1 | 1 | | | |
| 1, 1 | 1 | 0 | | | |

There is also an SMP bit which controls when the data is sampled.

19.3.11 SPI CLOCK SPEED AND MODULE INTERACTIONS

Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM<3:0> bits of the SSPxCON1 register determines the rate for the corresponding module.

An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to the Timer2 module's operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|--|--------------|-------------|---------|--------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 56 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 56 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | _ | 56 |
| SSP1BUF | P1BUF MSSP1 Receive Buffer/Transmit Register | | | | | | | | 54 |
| SSPxCON1 | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 54, 57 |
| SSPxSTAT | SMP | CKE | D/Ā | Р | S | R/W | UA | BF | 54, 57 |
| SSP2BUF | MSSP2 Re | ceive Buffer | /Transmit R | egister | | | | | 57 |

TABLE 19-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP module in SPI mode.

19.4 I²C Mode

The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCLx) RC3/SCK1/SCL1 or RD6/SCK2/SCL2
- Serial data (SDAx) RC4/SDI1/SDA1 or RD5/SDI2/SDA2

The user must configure these pins as inputs by setting the associated TRIS bits.

FIGURE 19-7: MSSP BLOCK DIAGRAM (I²C[™] MODE) Internal Data Bus Read Write SSPxBUF reg SCLx \mathbb{X} Shift Clock imesSSPxSR reg SDAx LSb MSb Match Detect Addr Match Address Mask SSPxADD reg Set. Reset Start and S. P bits Stop bit Detect (SSPxSTAT reg) Note: Only port I/O names are used in this diagram for the sake of brevity. Refer to the text for a full list of multiplexed functions.

19.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPxCON1)
- MSSP Control Register 2 (SSPxCON2)
- MSSP Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSP Shift Register (SSPxSR) Not directly accessible
- MSSP Address Register (SSPxADD)

SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in I²C mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

SSPxADD register holds the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

| R/W-0 | R/W-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
|---------------|---|-----------------------------------|------------------------------------|------------------|----------------------|--------------------|-------------|--|--|--|--|
| SMP | CKE | D/A | P ⁽¹⁾ | S ⁽¹⁾ | R/W ^(2,3) | UA | BF | | | | |
| bit 7 | ÷ | • | • | | | | bit (| | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable | | W = Writab | | - | elemented bit, rea | | | | | | |
| -n = Value at | POR | '1' = Bit is s | set | '0' = Bit is | cleared | x = Bit is unkr | IOWN | | | | |
| bit 7 | SMP: Slew | Rate Control b | bit | | | | | | | | |
| | In Master or Slave mode: | | | | | | | | | | |
| | | | | | ode (100 kHz and | 1 MHz) | | | | | |
| bit 6 | CKE: SMBu | | bled for High-Sp | | 400 KHZ) | | | | | | |
| | | Slave mode: | | | | | | | | | |
| | 1 = Enable S | SMBus specifi SMBus specifi | | | | | | | | | |
| bit 5 | D/A: Data/A | ddress bit | - | | | | | | | | |
| | <u>In Master m</u> Reserved. | ode: | | | | | | | | | |
| | In Slave mode: 1 = Indicates that the last byte received or transmitted was data | | | | | | | | | | |
| | | | | | | | | | | | |
| bit 4 | P: Stop bit ⁽¹ | | byte received o | | was address | | | | | | |
| | 1 = Indicates that a Stop bit has been detected last | | | | | | | | | | |
| | 0 = Stop bit was not detected last | | | | | | | | | | |
| bit 3 | S: Start bit ⁽¹ |) | | | | | | | | | |
| | | s that a Start b was not deteo | oit has been det ted last | ected last | | | | | | | |
| bit 2 | R/W: Read/ | Write Informat | ion bit ^(2,3) | | | | | | | | |
| | In Slave mo | <u>de:</u> | | | | | | | | | |
| | 0 = Write In Master mode: | | | | | | | | | | |
| | <u>In Master mode:</u> 1 = Transmit is in progress | | | | | | | | | | |
| | 0 = Transm i | t is not in prog | iress | | | | | | | | |
| bit 1 | UA: Update Address bit (10-Bit Slave mode only) | | | | | | | | | | |
| | | | r needs to upda d to be updated | | ss in the SSPxAD | D register | | | | | |
| bit 0 | BF: Buffer F | ull Status bit | | | | | | | | | |
| | <u>In Transmit</u> 1 = SSPxBL | JF is full | | | | | | | | | |
| | 0 = SSPxBL In Receive r | | | | | | | | | | |
| | 1 = SSPxBL | JF is full (does | not include the | | | | | | | | |
| | 0 = SSPXBL | u⊢ is empty (d | oes not include | the ACK and | a Stop bits) | | | | | | |
| | | | d when SSPEN | | | hitin only well to | fuene the - | | | | |
| 2: Tł | is bit holds the | | nation following | ine last add | ress match. This | bit is only valid | from the | | | | |

REGISTER 19-3: SSPxSTAT: MSSPx STATUS REGISTER (I²C[™] MODE)

2: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

REGISTER 19-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C[™] MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | WCOL: Write Collision Detect bit |
|---------|---|
| | In Master Transmit mode: 1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software) |
| | 0 = No collision |
| | In Slave Transmit mode: The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) |
| | 0 = No collision |
| | In Receive mode (Master or Slave modes): This is a "don't care" bit. |
| bit 6 | SSPOV: Receive Overflow Indicator bit |
| | In Receive mode: |
| | 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software) |
| | 0 = No overflow |
| | In Transmit mode: |
| | This is a "don't care" bit in Transmit mode. |
| bit 5 | SSPEN: Master Synchronous Serial Port Enable bit |
| | 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins⁽¹⁾ 0 = Disables serial port and configures these pins as I/O port pins⁽¹⁾ |
| bit 4 | CKP: SCKx Release Control bit |
| | In Slave mode: |
| | 1 = Release clock 0 = Holds clock low (clock stretch); used to ensure data setup time |
| | In Master mode: |
| | Unused in this mode. |
| bit 3-0 | SSPM<3:0>: Master Synchronous Serial Port Mode Select bits |
| | 1111 = I^2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled ⁽²⁾ |
| | 1110 = I^2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled ⁽²⁾ 1011 = I^2C Firmware Controlled Master mode (slave Idle) ⁽²⁾ |
| | $1011 = I^{-C}$ Firmware Controlled Master mode (slave Idle) ⁽⁻⁾ $1000 = I^{2}$ C Master mode, clock = Fosc/(4 * (SSPADD + 1)) ⁽²⁾ |
| | $0111 = I^2C$ Slave mode, 10-bit address ⁽²⁾ |
| | 0110 = I ² C Slave mode, 7-bit address ⁽²⁾ |
| Note 1: | When enabled, the SDAx and SCLx pins must be properly configured as input or output. |
| 0. | |

2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|-------------------------------|--|--------------------------------------|------------------|---|------------------|--------------------|--------------------|--|--|--|
| GCEN | ACKSTAT | ACKDT/ ADMSK5 ⁽¹⁾ | ACKEN/ ADMSK4 | RCEN/ ADMSK3 | PEN/ ADMSK2 | RSEN/ ADMSK1 | SEN ⁽²⁾ | | | |
| bit 7 | | | | | | | bit | | | |
| | | | | | | | | | | |
| Legend: R = Readabl | o hit | W = Writabla I | hit | II – Unimplor | monted hit read | 1 ac 'O' | | | | |
| -n = Value at | | W = Writable bit '1' = Bit is set | | U = Unimplemented bit, read '0' = Bit is cleared | | x = Bit is unknown | | | | |
| | | | | | | | OWIT | | | |
| bit 7 | GCEN: Gene | eral Call Enable | bit (Slave mo | de only) | | | | | | |
| | | terrupt when a call address disa | • | ddress (0000h |) is received in | the SSPxSR | | | | |
| bit 6 | | cknowledge Sta | - | | de only) | | | | | |
| | 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave | | | | | | | | | |
| bit 5 | | - | | | ve mode onlv)(' | 1) | | | | |
| bit 5 | ACKDT/ADMSK5: Acknowledge Data bit (Master Receive mode only) ⁽¹⁾ In Master Receive mode: | | | | | | | | | |
| | 1 = Not Acknowledge | | | | | | | | | |
| | 0 = Acknowledge | | | | | | | | | |
| | In Slave mode: 1 = Address masking of ADD5 enabled | | | | | | | | | |
| | 0 = Address masking of ADD5 enabled | | | | | | | | | |
| bit 4 | ACKEN/ADMSK4: Acknowledge Sequence Enable bit | | | | | | | | | |
| | In Master Receive mode: ⁽²⁾ | | | | | | | | | |
| | 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data be Automatically cleared by hardware. 0 = Acknowledge sequence Idle | | | | | | | | | |
| | In Slave mode: | | | | | | | | | |
| | Address masking of ADD4 enabled Address masking of ADD4 disabled | | | | | | | | | |
| bit 3 | RCEN/ADMSK3: Receive Enable bit (Master Receive mode only) | | | | | | | | | |
| | In Master Receive mode: ⁽²⁾ | | | | | | | | | |
| | 1 = Enables Receive mode for I^2C | | | | | | | | | |
| | 0 = Receive Idle | | | | | | | | | |
| | In Slave mode: 1 = Address masking of ADD3 enabled | | | | | | | | | |
| | 0 = Address masking of ADD3 disabled | | | | | | | | | |
| bit 2 | PEN/ADMSK2: Stop Condition Enable bit | | | | | | | | | |
| | In Master mode: (2) | | | | | | | | | |
| | 1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Stop condition Idle | | | | | | | | | |
| | In Slave mod | | | | | | | | | |
| | 1 = Address masking of ADD2 enabled 0 = Address masking of ADD2 disabled | | | | | | | | | |
| | | | | | | | | | | |

REGISTER 19-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C[™] MODE)

REGISTER 19-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C[™] MODE) (CONTINUED)

| bit 1 | RSEN/ADMSK1: Repeated Start Condition Enable bit In Master mode: ⁽²⁾ |
|-------|--|
| | 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle |
| | In Slave mode (7-Bit Addressing mode): 1 = Address masking of ADD1 enabled 0 = Address masking of ADD1 disabled |
| | In Slave mode (10-Bit Addressing mode): 1 = Address masking of ADD1 and ADD0 enabled 0 = Address masking of ADD1 and ADD0 disabled |
| bit 0 | SEN: Start Condition Enable/Stretch Enable bit ⁽²⁾ |
| | In Master mode: 1 = Initiate Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Start condition Idle |
| | In Slave mode: 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is disabled |

- **Note 1:** Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.
 - 2: For bits, ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|-----------------------------------|-------|------------------|------------------------------------|--|-------|-------|-------|--|--|
| ADD7 | ADD6 | ADD5 | ADD4 | ADD3 | ADD2 | ADD1 | ADD0 | | |
| bit 7 b | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit | | bit | U = Unimplemented bit, read as '0' | | | | | | |
| -n = Value at POR '1' = Bit is s | | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknow | | | nown | | |

REGISTER 19-6: SSPxADD: MSSP1 and MSSP2 ADDRESS REGISTER⁽¹⁾

bit 7-0 ADD<7:0>: MSSP Address bits

Note 1: MSSP1 and MSSP2 Address register in I²C Slave mode. MSSP1 and MSSP2 Baud Rate Reload register in I²C Master mode.

19.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPxCON1<5>).

The SSPxCON1 register allows control of the I^2C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock
- I²C Slave mode (7-bit addressing)
- I²C Slave mode (10-bit addressing)
- I²C Slave mode (7-bit addressing) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit addressing) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.

19.4.3 SLAVE MODE

In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I^2C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received.

In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit, SSPxIF, is set. The BF bit is cleared by reading the SSPxBUF register, while bit, SSPOV, is cleared through software.

The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

19.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register, SSPxSR<7:1>, is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPxSR register value is loaded into the SSPxBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPxIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit, R/\overline{W} (SSPxSTAT<2>), must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits, SSPxIF, BF and UA, are set on address match).
- 2. Update the SSPxADD register with second (low) byte of address (clears bit, UA, and releases the SCLx line).
- 3. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.
- 4. Receive second (low) byte of address (bits, SSPxIF, BF and UA, are set).
- 5. Update the SSPxADD register with the first (high) byte of address. If match releases the SCLx line, this will clear bit, UA.
- 6. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits, SSPxIF and BF, are set).
- 9. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.

19.4.3.2 Address Masking

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-bit mode and up to 63 addresses in 10-bit mode (see Example 19-2).

The l^2C slave behaves the same way whether address masking is used or not. However, when address masking is used, the l^2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking SSPxBUF.

```
· 7-Bit Addressing mode
```

Address Mask bits, ADMSK<5:1>, mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are active (ADMSK<x> = 1), the corresponding address bit is ignored (ADD<x> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

EXAMPLE 19-2: ADDRESS MASKING

7-Bit Addressing:

SSPxADD<7:1> = 1010 0000

```
ADMSK<5:1> = 00 111
```

Addresses Acknowledged = 0xA0, 0xA2, 0xA4, 0xA6 0xA8, 0xAA, 0xAC, 0xAE

10-Bit Addressing:

SSPxADD<7:0> = 1010 0000 (The two MSbs are ignored in this example since they are not affected.) ADMSK<5:1> = 00 111 Addresses Acknowledged = 0xA0, 0xA1, 0xA2, 0xA3 0xA4, 0xA5, 0xA6, 0xA7 0xA8, 0xA9, 0xAA 0xAB 0xAC, 0xAD, 0xAE, 0xAF

The upper two bits are not affected by the address masking.

• 10-Bit Addressing mode

Address Mask bits, ADMSK<5:2>, mask the corresponding address bits in the SSPxADD register. In addition, ADMSK<1> simultaneously masks the two LSBs of the address, ADD<1:0>. For any ADMSK bits that are active (ADMSK<x> = 1), the corresponding address bit is ignored (ADD<x> = x). Also note, that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPxADD register bits; the address mask bits do not interact with those bits. They only affect the lower address bits.

Note 1: ADMSK<1> masks the two Least Significant bits of the address.

2: The two Most Significant bits of the address are not affected by address masking.

19.4.3.3 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPxSTAT<0>), is set, or bit, SSPOV (SSPxCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPxCON2<0> = 1), SCLx will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See **Section 19.4.4** "Clock **Stretching**" for more detail.


19.4.3.4 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and the SCLx pin is held low regardless of SEN (see Section 19.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then pin, SCLx, should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 19-10).

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. If the SDAx line is high (not \overline{ACK}), then the data transfer is complete. In this case, when the \overline{ACK} is latched by the slave, the slave logic is reset and the slave monitors for another occurrence of the Start bit. If the SDAx line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, pin, SCLx, must be enabled by setting bit, CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.





PIC18F87J10 FAMILY









FIGURE 19-11: I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01001 (RECEPTION, 10-BIT ADDRESSING)







19.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence.

19.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP being cleared to '0' will assert the SCLx line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 19-15).

- Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, the BF bit will be cleared. The CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

19.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

19.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 19-10).

- Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit.


19.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode


In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 19-13).


19.4.4.5 Clock Synchronization and the CKP Bit


When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 19-14).









19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-17).





19.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1 and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware if the TRIS bits are set.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.


- 1. Assert a Start condition on SDAx and SCLx.
- 2. Assert a Repeated Start condition on SDAx and SCLx.
- 3. Write to the SSPxBUF register initiating transmission of data/address.
- 4. Configure the I^2C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDAx and SCLx.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPxIF, to be set (and MSSP interrupt, if enabled):

- Start condition
- · Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start





19.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 19.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- 2. SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPxBUF with the slave address to transmit.
- 4. Address is shifted out the SDAx pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 7. The user loads the SSPxBUF with eight bits of data.
- 8. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

19.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPxADD register (Figure 19-19). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCLx pin will remain in its last state.


Table 19-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

19.4.7.1 Baud Rate and Module Interdependence

Because MSSP1 and MSSP2 are independent, they can operate simultaneously in I²C Master mode at different baud rates. This is done by using different BRG reload values for each module.

Because this mode derives its basic clock source from the system clock, any changes to the clock will affect both modules in the same proportion. It may be possible to change one or both baud rates back to a previous value by changing the BRG reload value.





| TABLE 19-3: | I ² C™ CLOCK RATE w/BRG |
|-------------|------------------------------------|
|-------------|------------------------------------|


| Fosc | Fcy | Fcy * 2 | BRG Value | FscL (2 Rollovers of BRG) |
|--------|--------|---------|-----------|------------------------------|
| 40 MHz | 10 MHz | 20 MHz | 18h | 400 kHz |
| 40 MHz | 10 MHz | 20 MHz | 1Fh | 312.5 kHz |
| 40 MHz | 10 MHz | 20 MHz | 63h | 100 kHz |
| 16 MHz | 4 MHz | 8 MHz | 09h | 400 kHz |
| 16 MHz | 4 MHz | 8 MHz | 0Ch | 308 kHz |
| 16 MHz | 4 MHz | 8 MHz | 27h | 100 kHz |
| 4 MHz | 1 MHz | 2 MHz | 02h | 333 kHz |
| 4 MHz | 1 MHz | 2 MHz | 09h | 100 kHz |
| 4 MHz | 1 MHz | 2 MHz | 00h | 1 MHz |

19.4.7.2 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the

SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 19-20).





19.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

19.4.8.1 WCOL Status Flag

If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.




FIGURE 19-21: FIRST START BIT TIMING

19.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<5:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

19.4.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete.

FIGURE 19-22: REPEATED START CONDITION WAVEFORM



19.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted (see data hold time specification parameter 106). SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high (see data setup time specification parameter 107). When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 19-23).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPxCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

19.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPxSTAT<0>) is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

19.4.10.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur) 2 TcY after the SSPxBUF write. If SSPxBUF is rewritten within 2 TcY, the WCOL bit is set and SSPxBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL bit is clear after each write to SSPxBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

19.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPxCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

19.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPxCON2<3>).

| Note: | The MSSP module must be in an inactive |
|-------|---|
| | state before the RCEN bit is set or the |
| | RCEN bit will be disregarded. |

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>).

19.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


19.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

19.4.11.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





19.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into an inactive state (Figure 19-25).

19.4.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

19.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 19-26).

19.4.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 19-25: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 19-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



19.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

19.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

19.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF, and reset the I²C port to its Idle state (Figure 19-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 19-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



19.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 19-28).
- b) SCLx is sampled low before SDAx is asserted low (Figure 19-29).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- · the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSP module is reset to its inactive state (Figure 19-28).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to 0. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 19-30). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0. If the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.







FIGURE 19-28: BUS COLLISION DURING START CONDITION (SDAx ONLY)







19.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- b) SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD<6:0> and counts down to 0. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.

If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 19-31). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.

If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 19-32).

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 19-31: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 19-32: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



19.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 19-33). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 19-34).

FIGURE 19-33: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 19-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)



| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on Page |
|----------|----------------------|-----------------------------|---|---|-----------------|----------------|-----------------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR2 | OSCFIF | CMIF | _ | _ | BCL1IF | — | TMR3IF | CCP2IF | 55 |
| PIE2 | OSCFIE | CMIE | _ | _ | BCL1IE | _ | TMR3IE | CCP2IE | 55 |
| IPR2 | OSCFIP | CMIP | _ | _ | BCL1IP | — | TMR3IP | CCP2IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 56 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 56 |
| SSP1BUF | MSSP1 Re | ceive Buffer | /Transmit R | egister | | | | | 54 |
| SSP1ADD | MSSP1 Ad MSSP1 Ba | dress Regist ud Rate Rel | ter (I ² C™ S oad Registe | lave mode), er (I ² C Maste | er mode) | | | | 57 |
| SSPxCON1 | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 54, 57 |
| SSPxCON2 | GCEN | ACKSTAT | ACKDT/ ADMSK5 | ACKEN/ ADMSK4 | RCEN/ ADMSK3 | PEN/ ADMSK2 | RSEN/ ADMSK1 | SEN | 54, 57 |
| SSPxSTAT | SMP | CKE | D/Ā | Р | S | R/W | UA | BF | 54, 57 |
| SSP2BUF | MSSP2 Re | ceive Buffer | /Transmit R | egister | • | • | • | • | 54 |
| SSP2ADD | MSSP2 Ad MSSP2 Ba | dress Regist ud Rate Rel | ter (I ² C Slav oad Registe | ve mode), er (I ² C Maste | er mode) | | | | 57 |

TABLE 19-4: REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I^2C^{TM} mode.

20.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

All members of the PIC18F87J10 family are equipped with two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-Wake-up on character reception
 - Auto-Baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1) and PORTG (RG1/TX2/CK2 and RG2/RX2/DT2), respectively. In order to configure these pins as an EUSART:

- For EUSART1:
 - bit, SPEN (RCSTA1<7>), must be set (= 1)
 - bit, TRISC<7>, must be set (= 1)
 - bit, TRISC<6>, must be cleared (= 0) for Asynchronous and Synchronous Master modes
 - bit, TRISC<6>, must be set (= 1) for Synchronous Slave mode
- For EUSART2:
 - bit, SPEN (RCSTA2<7>), must be set (= 1)
 - bit, TRISG<2>, must be set (= 1)
 - bit, TRISG<1>, must be cleared (= 0) for Asynchronous and Synchronous Master modes
 - bit, TRISC<6> must be set (= 1) for Synchronous Slave mode

Note: The EUSART control will automatically reconfigure the pin from input to output as needed.

The operation of each Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These are detailed on the following pages in Register 20-1, Register 20-2 and Register 20-3, respectively.

Note: Throughout this section, references to register and bit names that may be associated with a specific EUSART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "RCSTAx" might refer to the Receive Status register for either EUSART1 or EUSART2.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-1 | R/W-0 | | | | |
|---------------|---|-------------------------------------|----------------|------------------|-----------------|----------------|-------|--|--|--|--|
| CSRC | TX9 | TXEN ⁽¹⁾ | SYNC | SENDB | BRGH | TRMT | TX9D | | | | |
| bit 7 | | | | | | | bit | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimpler | mented bit, rea | d as '0' | | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unk | nown | | | | |
| hit 7 | | k Source Select | - hit | | | | | | | | |
| bit 7 | | | DIL | | | | | | | | |
| | <u>Asynchronous mode:</u> Don't care. | | | | | | | | | | |
| | Synchronou: | <u>s mode:</u> | | | | | | | | | |
| | | node (clock gen | | | | | | | | | |
| | | ode (clock from | | ce) | | | | | | | |
| bit 6 | | ransmit Enable 9-bit transmissio | | | | | | | | | |
| | | B-bit transmissic | | | | | | | | | |
| bit 5 | | smit Enable bit ⁽¹ | | | | | | | | | |
| | 1 = Transmit enabled | | | | | | | | | | |
| | 0 = Transmit | disabled | | | | | | | | | |
| bit 4 | | ART Mode Sele | ect bit | | | | | | | | |
| | 1 = Synchro | | | | | | | | | | |
| L:1 0 | 0 = Asynchro | | atar hit | | | | | | | | |
| bit 3 | | nd Break Chara | cter bit | | | | | | | | |
| | <u>Asynchronous mode:</u> 1 = Send Sync Break on next transmission (cleared by hardware upon completion) | | | | | | | | | | |
| | | eak transmission | | () | | , | | | | | |
| | Synchronous | <u>s mode:</u> | | | | | | | | | |
| | Don't care. | | | | | | | | | | |
| bit 2 | - | Baud Rate Sel | ect bit | | | | | | | | |
| | Asynchronou 1 = High spe | | | | | | | | | | |
| | 0 = Low spe | | | | | | | | | | |
| | Synchronous | | | | | | | | | | |
| | Unused in th | | | | | | | | | | |
| bit 1 | | smit Shift Regist | ter Status bit | | | | | | | | |
| | 1 = TSR em 0 = TSR full | pty | | | | | | | | | |
| bit 0 | | it of Transmit Da | ata | | | | | | | | |
| | | ess/data bit or a | | | | | | | | | |
| | | | A PUTTY DIL | | | | | | | | |

REGISTER 20-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

REGISTER 20-2: RCSTAX: RECEIVE STATUS AND CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-x | | | | | | |
|---------------|---|---|------------------|------------------|------------------|-------------------|----------------|--|--|--|--|--|--|
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | | | | | | |
| bit 7 | | | | | | | bit (| | | | | | |
| | | | | | | | | | | | | | |
| Legend: | | | | | | 1 | | | | | | | |
| R = Readabl | | W = Writable | | - | nented bit, rea | | | | | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkı | nown | | | | | | |
| bit 7 | SPEN: Seria | al Port Enable bi | t | | | | | | | | | | |
| | | ort enabled (con ort disabled (hel | | Tx and TXx/CI | Xx pins as seria | al port pins) | | | | | | | |
| bit 6 | RX9: 9-Bit F | Receive Enable I | oit | | | | | | | | | | |
| | | 9-bit reception 8-bit reception | | | | | | | | | | | |
| bit 5 | SREN: Sing | SREN: Single Receive Enable bit | | | | | | | | | | | |
| | <u>Asynchrono</u> Don't care. | <u>us mode:</u> | | | | | | | | | | | |
| | Synchronous mode – Master: | | | | | | | | | | | | |
| | | 1 = Enables single receive 0 = Disables single receive | | | | | | | | | | | |
| | | This bit is cleared after reception is complete. | | | | | | | | | | | |
| | | s mode – Slave | - | | | | | | | | | | |
| bit 4 | CREN: Continuous Receive Enable bit | | | | | | | | | | | | |
| | Asynchronous mode: | | | | | | | | | | | | |
| | 1 = Enables receiver | | | | | | | | | | | | |
| | 0 = Disables receiver | | | | | | | | | | | | |
| | Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive | | | | | | | | | | | | |
| bit 3 | ADDEN: Ad | dress Detect Er | able bit | | | | | | | | | | |
| | Asynchrono | <u>us mode 9-bit (F</u> | RX9 = 1): | | | | | | | | | | |
| | | s address detect s address detec | | | | | | | | | | | |
| | <u>Asynchrono</u> Don't care. | <u>us mode 8-bit (F</u> | <u>RX9 = 0):</u> | | | | | | | | | | |
| bit 2 | FERR: Framing Error bit | | | | | | | | | | | | |
| | 1 = Framing 0 = No fram | error (can be up ing error | odated by rea | ding the RCRE | Gx register and | d receiving the r | ext valid byte | | | | | | |
| bit 1 | OERR: Ove | rrun Error bit | | | | | | | | | | | |
| | 1 = Overrun 0 = No over | error (can be cl run error | eared by clea | ring bit, CREN |) | | | | | | | | |
| bit 0 | RX9D: 9th b | it of Received D | ata | | | | | | | | | | |
| | | | | | calculated by u | - | | | | | | | |

| REGISTER 20-3: | BAL | JDCONx: BAUD | RATE CON | | STER |
|----------------|-----|--------------|----------|-------|------|
| R/W-0 | R-1 | U-0 | R/W-0 | R/W-0 | U-0 |

| R/W-0 | R-1 | U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | | |
|---|----------------------------------|--------------------------------------|-----------------|------------------|------------------------|-----------------|------------------|--|--|--|
| ABDOVF | RCIDL | | SCKP | BRG16 | <u> </u> | WUE | ABDEN | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | as '0' | | | | | | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unk | nown | | | |
| bit 7 ABDOVF: Auto-Baud Acquisition Rollover Status bit | | | | | | | | | | |
| bit 7 | | | | | e Detect mode (| must he clear | ad in software) | | | |
| | | rollover has oc | • | | e Detect mode (| | eu in sonware) | | | |
| bit 6 | RCIDL: Rece | ive Operation lo | dle Status bit | | | | | | | |
| | 1 = Receive o | operation is Idle | • | | | | | | | |
| | | operation is acti | | | | | | | | |
| bit 5 | - | ted: Read as ' | | | | | | | | |
| bit 4 | - | ronous Clock F | Polarity Select | t bit | | | | | | |
| | Asynchronous Unused in this | | | | | | | | | |
| | Synchronous | | | | | | | | | |
| | | for clock (CKx) for clock (CKx) | | | | | | | | |
| bit 3 | BRG16: 16-B | it Baud Rate R | egister Enab | le bit | | | | | | |
| | | ud Rate Genera d Rate Generat | | | .Gx ible mode), SPE | BRGHx value i | gnored | | | |
| bit 2 | Unimplemen | ted: Read as ' |)' | | | | | | | |
| bit 1 | WUE: Wake- | up Enable bit | | | | | | | | |
| | <u>Asynchronou</u> 1 = EUSART | | o sample the | RXx pin – inter | rrupt generated | on falling edge | ; bit cleared in | | | |
| | hardware | e on the followir not monitored c | ng rising edge | e | | | | | | |
| | Synchronous Unused in thi | mode: | 0 0 | | | | | | | |
| bit 0 | ABDEN: Auto | -Baud Detect E | Enable bit | | | | | | | |
| | Asynchronou | s mode: | | | | | | | | |
| | | | | | ter. Requires re | ception of a Sy | ync field (55h); | | | |
| | | n hardware upo e measurement | | | | | | | | |
| | Synchronous | | | completed | | | | | | |
| | Unused in this | | | | | | | | | |
| | | | | | | | | | | |

20.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCONx<3>) selects 16-bit mode.

The SPBRGHx:SPBRGx register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTAx<2>) and BRG16 (BAUDCONx<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 20-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGHx:SPBRGx registers can be calculated using the formulas in Table 20-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 20-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 20-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGHx:SPBRGx registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

20.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRGx register pair.

20.1.2 SAMPLING

The data on the RXx pin (either RC7/RX1/DT1 or RG2/RX2/DT2) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RXx pin.

| Co | onfiguration B | its | | David Data Compute | | |
|------|----------------|------|---------------------|--------------------|--|--|
| SYNC | BRG16 | BRGH | BRG/EUSART Mode | Baud Rate Formula | | |
| 0 | 0 | 0 | 8-Bit/Asynchronous | Fosc/[64 (n + 1)] | | |
| 0 | 0 | 1 | 8-Bit/Asynchronous | | | |
| 0 | 1 | 0 | 16-Bit/Asynchronous | Fosc/[16 (n + 1)] | | |
| 0 | 1 | 1 | 16-Bit/Asynchronous | | | |
| 1 | 0 | х | 8-Bit/Synchronous | Fosc/[4 (n + 1)] | | |
| 1 | 1 1 x | | 16-Bit/Synchronous | 1 | | |

TABLE 20-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGHx:SPBRGx register pair

EXAMPLE 20-1: CALCULATING BAUD RATE ERROR

| For a device with Fosc | of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: |
|------------------------|---|
| Desired Baud Rate | = $Fosc/(64 ([SPBRGHx:SPBRGx] + 1))$ |
| Solving for SPBRGHx | :SPBRGx: |
| Х | = $((FOSC/Desired Baud Rate)/64) - 1$ |
| | = ((16000000/9600)/64) - 1 |
| | = [25.042] = 25 |
| Calculated Baud Rate | = 16000000/(64(25+1)) |
| | = 9615 |
| Error | = (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate |
| | = (9615 - 9600)/9600 = 0.16% |
| | |

TABLE 20-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|---------|-----------|-------------|--------------|--------|-------|-------|-------|-------------------------|
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 55 |
| BAUDCONx | ABDOVF | RCIDL | — | SCKP | BRG16 | — | WUE | ABDEN | 56 |
| SPBRGHx | EUSARTx | | 56 | | | | | | |
| SPBRGx | EUSARTx | Baud Rate | Generator I | Register Lov | w Byte | | | | 56 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

| | | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | |
|-------------|-----------------------|-------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------------|-----------------------------|--|
| BAUD | Fosc = 40.000 MHz | | | Fosc | = 20.000 |) MHz | Fosc = 10.000 MHz | | | Fos | Fosc = 8.000 MHz | | |
| RATE (K) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | |
| 0.3 | _ | | | | _ | | _ | | _ | | | | |
| 1.2 | _ | _ | _ | 1.221 | 1.73 | 255 | 1.202 | 0.16 | 129 | 1.201 | -0.16 | 103 | |
| 2.4 | 2.441 | 1.73 | 255 | 2.404 | 0.16 | 129 | 2.404 | 0.16 | 64 | 2.403 | -0.16 | 51 | |
| 9.6 | 9.615 | 0.16 | 64 | 9.766 | 1.73 | 31 | 9.766 | 1.73 | 15 | 9.615 | -0.16 | 12 | |
| 19.2 | 19.531 | 1.73 | 31 | 19.531 | 1.73 | 15 | 19.531 | 1.73 | 7 | _ | _ | _ | |
| 57.6 | 56.818 | -1.36 | 10 | 62.500 | 8.51 | 4 | 52.083 | -9.58 | 2 | — | _ | _ | |
| 115.2 | 125.000 | 8.51 | 4 | 104.167 | -9.58 | 2 | 78.125 | -32.18 | 1 | — | _ | _ | |

TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES

| | | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | | |
|--------------|-----------------------|-------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|--|--|
| BAUD RATE | Fos | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | | | | | |
| (K) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | | | | | |
| 0.3 | 0.300 | 0.16 | 207 | 0.300 | -0.16 | 103 | 0.300 | -0.16 | 51 | | | | | |
| 1.2 | 1.202 | 0.16 | 51 | 1.201 | -0.16 | 25 | 1.201 | -0.16 | 12 | | | | | |
| 2.4 | 2.404 | 0.16 | 25 | 2.403 | -0.16 | 12 | _ | _ | _ | | | | | |
| 9.6 | 8.929 | -6.99 | 6 | — | _ | _ | _ | _ | _ | | | | | |
| 19.2 | 20.833 | 8.51 | 2 | — | _ | _ | _ | _ | _ | | | | | |
| 57.6 | 62.500 | 8.51 | 0 | — | _ | _ | — | _ | _ | | | | | |
| 115.2 | 62.500 | -45.75 | 0 | — | _ | — | — | _ | — | | | | | |

| | | SYNC = 0, BRGH = 1, BRG16 = 0 | | | | | | | | | | | | | | |
|-------------|-----------------------|-------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|--|
| BAUD | Fosc = 40.000 MHz | | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | | | | | |
| RATE (K) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | | | | |
| 0.3 | | | _ | _ | _ | | _ | | _ | _ | | _ | | | | |
| 1.2 | — | — | _ | — | — | — | — | — | — | — | — | — | | | | |
| 2.4 | — | _ | _ | — | _ | _ | 2.441 | 1.73 | 255 | 2.403 | -0.16 | 207 | | | | |
| 9.6 | 9.766 | 1.73 | 255 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9.615 | -0.16 | 51 | | | | |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19.230 | -0.16 | 25 | | | | |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55.555 | 3.55 | 8 | | | | |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | — | _ | _ | | | | |

| | | SYNC = 0, BRGH = 1, BRG16 = 0 | | | | | | | | | | | | |
|--------------|-----------------------|-------------------------------|-----|--------|-----------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|--|--|
| BAUD RATE | Foso | = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | | | | | |
| (K) | Actual Rate (K) | Rate [%] Value | | Rate % | | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | | | | | |
| 0.3 | _ | | _ | | | _ | 0.300 | -0.16 | 207 | | | | | |
| 1.2 | 1.202 | 0.16 | 207 | 1.201 | -0.16 | 103 | 1.201 | -0.16 | 51 | | | | | |
| 2.4 | 2.404 | 0.16 | 103 | 2.403 | -0.16 | 51 | 2.403 | -0.16 | 25 | | | | | |
| 9.6 | 9.615 | 0.16 | 25 | 9.615 | -0.16 | 12 | _ | _ | _ | | | | | |
| 19.2 | 19.231 | 0.16 | 12 | _ | _ | _ | _ | _ | _ | | | | | |
| 57.6 | 62.500 | 8.51 | 3 | — | _ | _ | — | _ | _ | | | | | |
| 115.2 | 125.000 | 8.51 | 1 | _ | — | — | _ | | — | | | | | |

© 2009 Microchip Technology Inc.

| | | SYNC = 0, BRGH = 0, BRG16 = 1 | | | | | | | | | | | | | |
|--------------|-----------------------|-------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|
| BAUD RATE | Fosc = 40.000 MHz | | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | | | | |
| (K) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | | | |
| 0.3 | 0.300 | 0.00 | 8332 | 0.300 | 0.02 | 4165 | 0.300 | 0.02 | 2082 | 0.300 | -0.04 | 1665 | | | |
| 1.2 | 1.200 | 0.02 | 2082 | 1.200 | -0.03 | 1041 | 1.200 | -0.03 | 520 | 1.201 | -0.16 | 415 | | | |
| 2.4 | 2.402 | 0.06 | 1040 | 2.399 | -0.03 | 520 | 2.404 | 0.16 | 259 | 2.403 | -0.16 | 207 | | | |
| 9.6 | 9.615 | 0.16 | 259 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9.615 | -0.16 | 51 | | | |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19.230 | -0.16 | 25 | | | |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55.555 | 3.55 | 8 | | | |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | — | _ | _ | | | |

| | | SYNC = 0, BRGH = 0, BRG16 = 1 | | | | | | | | | | | | |
|-------------|-----------------------|-------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|--|--|
| BAUD | Fose | = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | | | | | |
| RATE (K) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | | | | | |
| 0.3 | 0.300 | 0.04 | 832 | 0.300 | -0.16 | 415 | 0.300 | -0.16 | 207 | | | | | |
| 1.2 | 1.202 | 0.16 | 207 | 1.201 | -0.16 | 103 | 1.201 | -0.16 | 51 | | | | | |
| 2.4 | 2.404 | 0.16 | 103 | 2.403 | -0.16 | 51 | 2.403 | -0.16 | 25 | | | | | |
| 9.6 | 9.615 | 0.16 | 25 | 9.615 | -0.16 | 12 | _ | _ | _ | | | | | |
| 19.2 | 19.231 | 0.16 | 12 | — | _ | _ | _ | _ | _ | | | | | |
| 57.6 | 62.500 | 8.51 | 3 | — | _ | _ | — | _ | _ | | | | | |
| 115.2 | 125.000 | 8.51 | 1 | _ | _ | — | _ | — | | | | | | |

| | | SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1 | | | | | | | | | | | | | | |
|--------------|-----------------------|--|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|--|
| BAUD RATE | Fosc = 40.000 MHz | | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | | | | | |
| (K) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | | | | |
| 0.3 | 0.300 | 0.00 | 33332 | 0.300 | 0.00 | 16665 | 0.300 | 0.00 | 8332 | 0.300 | -0.01 | 6665 | | | | |
| 1.2 | 1.200 | 0.00 | 8332 | 1.200 | 0.02 | 4165 | 1.200 | 0.02 | 2082 | 1.200 | -0.04 | 1665 | | | | |
| 2.4 | 2.400 | 0.02 | 4165 | 2.400 | 0.02 | 2082 | 2.402 | 0.06 | 1040 | 2.400 | -0.04 | 832 | | | | |
| 9.6 | 9.606 | 0.06 | 1040 | 9.596 | -0.03 | 520 | 9.615 | 0.16 | 259 | 9.615 | -0.16 | 207 | | | | |
| 19.2 | 19.193 | -0.03 | 520 | 19.231 | 0.16 | 259 | 19.231 | 0.16 | 129 | 19.230 | -0.16 | 103 | | | | |
| 57.6 | 57.803 | 0.35 | 172 | 57.471 | -0.22 | 86 | 58.140 | 0.94 | 42 | 57.142 | 0.79 | 34 | | | | |
| 115.2 | 114.943 | -0.22 | 86 | 116.279 | 0.94 | 42 | 113.636 | -1.36 | 21 | 117.647 | -2.12 | 16 | | | | |

| | | SYN | IC = 0, BR(| GH = 1, BF | RG16 = 1 | or SYNC = | : 1, BRG1 | 6 = 1 | | |
|-------|-----------------------|------------|-----------------------------|-----------------------|-----------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD | Fos | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | |
| (K) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | Actual Rate (K) | % Error | SPBRG Value (decimal) | |
| 0.3 | 0.300 | 0.01 | 3332 | 0.300 | -0.04 | 1665 | 0.300 | -0.04 | 832 | |
| 1.2 | 1.200 | 0.04 | 832 | 1.201 | -0.16 | 415 | 1.201 | -0.16 | 207 | |
| 2.4 | 2.404 | 0.16 | 415 | 2.403 | -0.16 | 207 | 2.403 | -0.16 | 103 | |
| 9.6 | 9.615 | 0.16 | 103 | 9.615 | -0.16 | 51 | 9.615 | -0.16 | 25 | |
| 19.2 | 19.231 | 0.16 | 51 | 19.230 | -0.16 | 25 | 19.230 | -0.16 | 12 | |
| 57.6 | 58.824 | 2.12 | 16 | 55.555 | 3.55 | 8 | — | _ | _ | |
| 115.2 | 111.111 | -3.55 | 8 | — | _ | — | — | _ | — | |

20.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 20-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RXx. After eight bits on the RXx pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 20-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock can be configured by the BRG16 and BRGH bits. The BRG16 bit must be set to use both SPBRG1 and SPBRGH1 as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register. Refer to Table 20-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RXx is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.
 - **3:** To maximize baud rate range, it is recommended to set the BRG16 bit if the auto-baud feature is used.

TABLE 20-4: BRG COUNTER CLOCK RATES

| BRG16 | BRGH | BRG Counter Clock |
|-------|------|-------------------|
| 0 | 0 | Fosc/512 |
| 0 | 1 | Fosc/128 |
| 1 | 0 | Fosc/128 |
| 1 | 1 | Fosc/32 |

20.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.





FIGURE 20-2: BRG OVERFLOW SEQUENCE



20.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

20.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TX1IF immediately following a load of TXREGx will return invalid results.


While TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory, so it is not available to the user.2: Flag bit, TX1IF, is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9; can be used as address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREGx register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 20-3: EUSART TRANSMIT BLOCK DIAGRAM



© 2009 Microchip Technology Inc.




FIGURE 20-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 20-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|----------|-------------|-------------|--------------|--------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 55 |
| TXREGx | EUSARTx | Transmit Re | gister | | | | | | 55 |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| BAUDCONx | ABDOVF | RCIDL | — | SCKP | BRG16 | _ | WUE | ABDEN | 56 |
| SPBRGHx | EUSARTx | Baud Rate (| Generator R | egister High | n Byte | | | | 56 |
| SPBRGx | EUSARTx | Baud Rate 0 | Generator R | egister Low | Byte | | | | 56 |

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

20.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 20-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RCxIE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- 9. If any error occurred, clear the error by clearing enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

20.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 20-6: EUSART RECEIVE BLOCK DIAGRAM






FIGURE 20-7: ASYNCHRONOUS RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 Bit 3 | | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|----------|-------------|-------------|--------------|--------|---------------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF TMR4IF | | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | TMR4IE CCP5IE | | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 55 |
| RCREGx | EUSARTx | Receive Reg | ister | | | | | | 55 |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| BAUDCONx | ABDOVF | RCIDL | | SCKP | BRG16 | — | WUE | ABDEN | 56 |
| SPBRGHx | EUSARTx | Baud Rate G | enerator Re | egister High | Byte | | | | 56 |
| SPBRGx | EUSARTx | Baud Rate G | enerator Re | egister Low | Byte | | | | 56 |
| | | | | | | | | | |

TABLE 20-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

20.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on

the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 20-8) and asynchronously if the device is in Sleep mode (Figure 20-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

20.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false end-of-character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


20.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.


The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.









20.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>) are set while the Transmit Shift Register is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-10 for the timing of the Break character sequence.

20.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

20.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 20.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABDEN bit once the TXxIF interrupt is observed.




FIGURE 20-10: SEND BREAK CHARACTER SEQUENCE

20.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTAx<4>). In addition, enable bit, SPEN (RCSTAx<7>), is set in order to configure the TXx and RXx pins to CKx (clock) and DTx (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CKx line. Clock polarity is selected with the SCKP bit (BAUDCONx<4>); setting SCKP sets the Idle state on CKx as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

20.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGx (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx is empty and the TXxIF flag bit is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF is set regardless of the state of enable bit, TXxIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register.

While flag bit, TXxIF, indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| ര1 മ2 മ3 മ4 01 മ2 മ3 04 01 മ2 മ3 04 01 മ2 മ3 04 01 മ2 മ3 24 മ3 04 01 മ2 മ3 04 01 22 23 04 01 02 23 04 01 02 23 04 01 02 03 04 02 03 04 02 03 04 02 03 04 02 03 04 02 03 04 02 03 04 02 03 04 02 03 04 03 04 02 03 04 04 02 03 04 02 03 04 03 04 02 03 04 04 02 03 04 04 02 03 04 04 04 02 03 04 04 04 04 04 04 04 04 04 04 04 04 04 | 4 |
|---|--------------|
| RC7/RX1/DT1 | - - - |
| RC6/TX1/CK1 pin Word 1 > Word 2 (SCKP = 0) | |
| | - - - |
| Write to | |
| TX1IF bit | |
| | -1 1 1 |
| TXEN bit $\frac{1}{5}$ | |
| Note: Sync Master mode, SPBRGx = 0, continuous transmission of two 8-bit words. This example is equally applicable to EUSART2 (RG1/TX2/CK2 and RG2/RX2/DT2). | 2 |

FIGURE 20-11: SYNCHRONOUS TRANSMISSION




FIGURE 20-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 20-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|----------|-------------|-------------|--------------|---------------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP CCP1IP | | TMR2IP | TMR1IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF CCP5 | | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE CCP5IE | | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP CCP5IP | | CCP4IP | CCP3IP | 55 |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 55 |
| TXREGx | EUSARTx | Transmit Re | gister | | | | | | 55 |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| BAUDCONx | ABDOVF | RCIDL | | SCKP | BRG16 | — | WUE | ABDEN | 56 |
| SPBRGHx | EUSARTx | Baud Rate C | Generator R | egister Higl | n Byte | | | | 56 |
| SPBRGx | EUSARTx | Baud Rate G | Generator R | egister Low | Byte | | | | 56 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

20.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>), or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 20-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)




TABLE 20-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-----------|--------------|--------------|---|-------------|------------|--------------|------------|-------------|-------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP TX2IP TMR4IP CCP5IP CCP4IP CCP3IP | | | | | | 55 |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 55 |
| RCREGx | EUSARTx I | Receive Reg | gister | | | | | | 55 |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| BAUDCONx | ABDOVF | RCIDL | — | SCKP | BRG16 | _ | WUE | ABDEN | 56 |
| SPBRGHx | EUSARTx I | Baud Rate C | Generator F | Register H | igh Byte | | | | 56 |
| SPBRGx | EUSARTx I | Baud Rate C | Generator F | Register Lo | ow Byte | | | | 56 |
| Legend: – | - = unimpler | nented, read | d as '0'. Sh | aded cells | are not us | ed for syncl | nronous ma | ster recept | ion. |

© 2009 Microchip Technology Inc.

20.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

20.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set.
- e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 Bit 3 | | Bit 2 Bit 1 | | Bit 0 | Reset Values on page |
|----------------------|---|---|---|--|---|---|--|---|
| GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | INTOIE RBIE T | | INT0IF | RBIF | 53 |
| PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| PSPIP | ADIP | RC1IP | TX1IP SSP1IP CCP1IP | | TMR2IP TMR1 | | 55 | |
| SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF CCP5IF | | CCP4IF | CCP3IF | 55 |
| SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE CCP5IE | | CCP4IE | CCP3IE | 55 |
| SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 55 |
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 55 |
| EUSARTx ⁻ | Transmit Reg | gister | | | | | | 55 |
| CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| ABDOVF | RCIDL | _ | SCKP | BRG16 | _ | WUE | ABDEN | 56 |
| EUSARTx | Baud Rate G | enerator R | egister High | n Byte | | | | 56 |
| EUSARTx | Baud Rate G | enerator R | egister Low | Byte | | | | 56 |
| | GIE/GIEH PSPIF PSPIP SSP2IF SSP2IF SSP2IP SPEN EUSARTx CSRC ABDOVF EUSARTx EUSARTx | GIE/GIEHPEIE/GIELPSPIFADIFPSPIEADIEPSPIPADIPSSP2IFBCL2IFSSP2IEBCL2IESSP2IPBCL2IPSPENRX9EUSARTx Transmit RegCSRCTX9ABDOVFRCIDLEUSARTx Baud Rate GEUSARTx Baud Rate G | GIE/GIEHPEIE/GIELTMR0IEPSPIFADIFRC1IFPSPIEADIERC1IEPSPIPADIPRC1IPSSP2IFBCL2IFRC2IFSSP2IEBCL2IERC2IFSSP2IPBCL2IPRC2IPSSP2IPBCL2IPRC2IPSPENRX9SRENEUSARTx Transmit RegisterTXENABDOVFRCIDL—EUSARTx Baud Rate Generator REUSARTx Baud Rate Generator R | GIE/GIEHPEIE/GIELTMR0IEINT0IEPSPIFADIFRC1IFTX1IFPSPIEADIERC1IETX1IEPSPIPADIPRC1IPTX1IPSSP2IFBCL2IFRC2IFTX2IFSSP2IEBCL2IERC2IETX2IESSP2IPBCL2IPRC2IPTX2IPSPENRX9SRENCRENEUSARTx Transmit RegisterCSRCTX9TXENABDOVFRCIDL—SCKPEUSARTx Baud Rate Generator Register HighEUSARTx Baud Rate Generator Register Low | GIE/GIEHPEIE/GIELTMR0IEINT0IERBIEPSPIFADIFRC1IFTX1IFSSP1IFPSPIEADIERC1IETX1IESSP1IEPSPIPADIPRC1IPTX1IPSSP1IPSSP2IFBCL2IFRC2IFTX2IFTMR4IFSSP2IEBCL2IERC2IETX2IETMR4IFSSP2IPBCL2IPRC2IPTX2IPTMR4IPSPENRX9SRENCRENADDENEUSARTx Transmit RegisterCSRCTX9TXENSYNCABDOVFRCIDL—SCKPBRG16EUSARTx Baud Rate Generator Register High Byte | GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFPSPIEADIERC1IETX1IESSP1IECCP1IEPSPIPADIPRC1IPTX1IPSSP1IPCCP1IPSSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFSSP2IEBCL2IERC2IETX2IETMR4IECCP5IESSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPSSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPSPENRX9SRENCRENADDENFERREUSARTx Transmit RegisterSYNCSENDBBRGHABDOVFRCIDL—SCKPBRG16—EUSARTx Baud Rate Generator Register High ByteEUSARTx Baud Rate Generator Register Low Byte | GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFTMR2IFPSPIEADIERC1IETX1IESSP1IECCP1IETMR2IFPSPIPADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPSSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFSSP2IEBCL2IPRC2IPTX2IPTMR4IECCP5IPCCP4IPSSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPSPENRX9SRENCRENADDENFERROERREUSARTx <trasmit register<="" td="">SYNCSENDBBRGHTRMTABDOVFRCIDL—SCKPBRG16—WUEEUSARTxBard RateGenerator Register Low ByteByteStart</trasmit> | GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIFPSPIFADIFRC1IFTX1IFSSP1IFCCP1IFTMR2IFTMR1IFPSPIEADIERC1IETX1IESSP1IECCP1IETMR2IETMR1IEPSPIPADIPRC1IPTX1IPSSP1IFCCP1IFTMR2IFTMR1IPSSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP3IFSSP2IEBCL2IPRC2IETX2IETMR4IECCP5IECCP4IFCCP3IPSSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3IPSPENRX9SRENCRENADDENFERROERRRX9DEUSARTx Transmit RegisterSYNCSENDBBRGHTRMTTX9DABDOVFRCIDL—SCKPBRG16—WUEABDENEUSARTx Bud Rate Generator Register High Byte |

TABLE 20-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

20.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register; if the RCxIE enable bit is set, the interrupt generated will wake the chip from the Low-Power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCxIE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set.
- Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREGx register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 4 Bit 3 | | Bit 1 | Bit 0 | Reset Values on page |
|----------|----------|-------------|-------------|--------------|---------------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP CCP1IP | | TMR2IP | TMR1IP | 55 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 55 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 55 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP CCP5IP | | CCP4IP | CCP3IP | 55 |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN FERF | | OERR | RX9D | 55 |
| RCREGx | EUSARTx | Receive Reg | gister | | | | | | 55 |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| BAUDCONx | ABDOVF | RCIDL | _ | SCKP | BRG16 | _ | WUE | ABDEN | 56 |
| SPBRGHx | EUSARTx | Baud Rate C | Generator R | egister High | n Byte | | | | 56 |
| SPBRGx | EUSARTx | Baud Rate G | Generator R | egister Low | Byte | | | | 56 |

TABLE 20-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

NOTES:

21.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has 11 inputs for the 64-pin devices and 15 for the 80-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 21-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 21-2, configures the functions of the port pins. The ADCON2 register, shown in Register 21-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 21-1: ADCON0: A/D CONTROL REGISTER 0

| R/W-0 |) U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------|--|---|---------------|------------------|-----------------|------------------|-------|
| ADCA | L — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Reada | | W = Writable | | - | mented bit, rea | | |
| -n = Value | e at POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkno | own |
| bit 7 | | Calibration bit | | | | | |
| | | n is performed | on next A/D | conversion | | | |
| | | /D Converter o | | | erformed) | | |
| bit 6 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 5-2 | CHS<3:0>: A | nalog Channel | Select bits | | | | |
| | 0000 = Chan | · · · · | | | | | |
| | 0001 = Chan | | | | | | |
| | 0010 = Chan | . , | | | | | |
| | 0011 = Chan 0100 = Chan | · · · | | | | | |
| | 0100 – Unus | . , | | | | | |
| | 0110 = Chan | | | | | | |
| | 0111 = Chan | | | | | | |
| | 1000 = Chan | | | | | | |
| | 1001 = Chan | nel 9 (AN9) nel 10 (AN10) | | | | | |
| | | nel 11 (AN11) | | | | | |
| | 1100 = Chan | nel 12 (AN12) ⁽ | 1,2) | | | | |
| | 1101 = Unim | plemented ^(1,2) | | | | | |
| | 1110 = Unim | plemented ^{$(1,2)$} | | | | | |
| | | plemented ^(1,2) | . | | | | |
| bit 1 | | /D Conversion | Status bit | | | | |
| | <u>When ADON</u> | <u>= 1:</u> ersion in progre | | | | | |
| | 0 = A/D Idle | ersion in progre | 533 | | | | |
| bit 0 | ADON: A/D C | Dn bit | | | | | |
| | 1 = A/D conve | erter module is | enabled | | | | |
| | 0 = A/D conve | erter module is | disabled | | | | |
| Note 1: | These channels ar | e not impleme | nted on 64-pi | n devices. | | | |
| 2: | Performing a conv | - | - | | urn random val | ues. | |

REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1

| D - Doodahla h | .:+ | \A/ = \A/ritable | hit | | monted bit read | aa 'O' | |
|----------------|-----|------------------|-------|-------|-----------------|--------|-------|
| Legend: | | | | | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| | | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | | | | | |

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
|-------------------|------------------|-----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7-6 Unimplemented: Read as '0 |
|-----------------------------------|
|-----------------------------------|

| bit 5 | VCFG1: Voltage Reference Configuration bit (VREF- source) |
|-------|---|
| | 1 = VREF- (AN2) |
| | 0 = AVss |
| bit 4 | VCFG0: Voltage Reference Configuration bit (VREF+ source) |
| | 1 = VREF+ (AN3) |
| | 0 = AVDD |

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits:

| PCFG<3:0> | AN15 ⁽¹⁾ | AN14 ⁽¹⁾ | AN13 ⁽¹⁾ | AN12 ⁽¹⁾ | AN11 | AN10 | AN9 | AN8 | AN7 | ANG | AN4 | AN3 | AN2 | AN1 | AND |
|------------------------------------|---------------------|---------------------|---------------------|---------------------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0000 | А | А | А | А | А | А | А | А | А | А | А | А | А | А | А |
| 0001 | D | D | А | А | А | А | А | А | А | А | А | А | А | А | А |
| 0010 | D | D | D | А | А | А | А | А | А | А | А | А | А | А | А |
| 0011 | D | D | D | D | А | А | А | А | А | А | А | А | А | А | А |
| 0100 | D | D | D | D | D | А | А | А | А | А | А | А | А | А | А |
| 0101 | D | D | D | D | D | D | А | А | А | А | А | А | А | А | А |
| 0110 | D | D | D | D | D | D | D | А | А | А | А | А | А | А | А |
| 0111 | D | D | D | D | D | D | D | D | А | А | А | А | А | А | А |
| 1000 | D | D | D | D | D | D | D | D | D | А | А | А | А | А | А |
| 1001 | D | D | D | D | D | D | D | D | D | D | А | А | А | А | А |
| 1010 | D | D | D | D | D | D | D | D | D | D | А | А | А | А | А |
| 1011 | D | D | D | D | D | D | D | D | D | D | D | А | А | А | А |
| 1100 | D | D | D | D | D | D | D | D | D | D | D | D | А | А | А |
| 1101 | D | D | D | D | D | D | D | D | D | D | D | D | D | А | А |
| 1110 | D | D | D | D | D | D | D | D | D | D | D | D | D | D | А |
| 1111 | D | D | D | D | D | D | D | D | D | D | D | D | D | D | D |
| A = Analog input $D = Digital I/O$ | | | | | | | | | | | | | | | |

A = Analog input

D = Digital I/O

Note 1: AN12 through AN15 are available only in 80-pin devices.

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------|--|------------------------|------------|------------------|-----------------|-----------------|-------|
| ADFM | | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | nented bit, rea | d as '0' | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| bit 7 | ADFM: A/D R 1 = Right justi 0 = Left justifie | fied | Select bit | | | | |
| bit 6 | Unimplement | t ed: Read as ' | 0' | | | | |
| bit 5-3 | ACQT<2:0>: . 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD ⁽¹⁾ | | | | | | |
| bit 2-0 | ADCS<2:0>: A/D Conversion Clock Select bits 111 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 010 = Fosc/32 001 = Fosc/8 000 = Fosc/2 | | | | | | |

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

REGISTER 21-3: ADCON2: A/D CONTROL REGISTER 2

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins.

The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

Each port pin associated with the A/D Converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of




FIGURE 21-1: A/D BLOCK DIAGRAM

the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and A/D Interrupt Flag bit, ADIF, is set.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset.

The block diagram of the A/D module is shown in Figure 21-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 21.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit

- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
 Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit, ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.




FIGURE 21-2: ANALOG INPUT MODEL

21.1 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 21-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor, CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

EQUATION 21-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF

EQUATION 21-2: A/D MINIMUM CHARGING TIME

| VHOLD | = | $(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$ |
|----------|---|--|
| or TC | = | -(CHOLD)(RIC + RSS + RS) ln(1/2048) |

EQUATION 21-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

| TACQ | = | TAMP + TC + TCOFF |
|---------|---------|---|
| TAMP | = | 0.2 μs |
| TCOFF | = | (Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs |
| Tempera | ature c | oefficient is only required for temperatures $> 25^{\circ}$ C. Below 25°C, TCOFF = 0 ms. |
| ТС | = | -(CHOLD)(RIC + RSS + RS) $\ln(1/2048) \mu s$ -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) $\ln(0.0004883) \mu s$ 1.05 μs |
| TACQ | = | 0.2 μs + 1 μs + 1.2 μs 2.4 μs |

To calculate the minimum acquisition time, Equation 21-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 21-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

| CHOLD | = | 25 pF |
|------------------|--------|----------------------------------|
| Rs | = | 2.5 kΩ |
| Conversion Error | \leq | 1/2 LSb |
| Vdd | = | $3V \rightarrow Rss = 2 k\Omega$ |
| Temperature | = | 85°C (system max.) |

21.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/\overline{DONE} bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT<2:0> bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

21.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable.

There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD (see parameter 130 in Table 27-27 for more information).

Table 21-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 21-1: TAD vs. DEVICE OPERATING FREQUENCIES

| AD Clock S | Maximum | | |
|-------------------|-----------|-------------------------|--|
| Operation | ADCS<2:0> | Device Frequency | |
| 2 Tosc | 000 | 2.86 MHz | |
| 4 Tosc | 100 | 5.71 MHz | |
| 8 Tosc | 001 | 11.43 MHz | |
| 16 Tosc | 101 | 22.86 MHz | |
| 32 Tosc | 010 | 40.0 MHz | |
| 64 Tosc | 110 | 40.0 MHz | |
| RC ⁽²⁾ | x11 | 1.00 MHz ⁽¹⁾ | |

Note 1: The RC source has a typical TAD time of $4 \ \mu s$.

2: For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

21.4 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

21.5 A/D Conversions

Figure 21-3 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 21-4 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT<2:0> bits are set to '010' and a 4 TAD acquisition time has been selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

| Note: | The GO/DONE bit should NOT be set in |
|-------|---|
| | the same instruction that turns on the A/D. |

21.6 Use of the ECCP2 Trigger

An A/D conversion can be started by the "Special Event Trigger" of the ECCP2 module. This requires that the CCP2M<3:0> bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time is selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

FIGURE 21-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 21-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



21.7 A/D Converter Calibration

The A/D Converter in the PIC18F87J10 family of devices includes a self-calibration feature which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON0<7>). The next time the GO/DONE bit is set, the module will perform a "dummy" conversion (that is, with reading none of the input channels) and store the resulting value internally to compensate for offset. Thus, subsequent offsets will be compensated.

The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset or if there are other major changes in operating conditions.

21.8 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D RC clock to be selected. If bits, ACQT<2:0>, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------------------------------------|------------|---------------|--------|--------|--------|--------|---------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 55 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 55 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 55 |
| PIR2 | OSCFIF | CMIF | | _ | BCL1IF | _ | TMR3IF | CCP2IF | 55 |
| PIE2 | OSCFIE | CMIE | _ | _ | BCL1IE | _ | TMR3IE | CCP2IE | 55 |
| IPR2 | OSCFIP | CMIP | _ | _ | BCL1IP | _ | TMR3IP | CCP2IP | 55 |
| ADRESH A/D Result Register High Byte | | | | | | | | | 54 |
| ADRESL | A/D Result | t Register Lo | w Byte | | | | | | 54 |
| ADCON0 | ADCAL | _ | CHS3 | CHS3 | CHS1 | CHS0 | GO/DONE | ADON | 54 |
| ADCON1 | _ | | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 54 |
| ADCON2 | ADFM | | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | 54 |
| CCP2CON | P2M1 | P2M0 | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 55 |
| PORTA | _ | — | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 56 |
| TRISA | | | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 56 |
| PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | | 56 |
| TRISF | TRISF5 | TRISF4 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | _ | 56 |
| PORTH ⁽¹⁾ | RH7 | RH6 | RH5 | RH4 | RH3 | RH2 | RH1 | RH0 | 56 |
| TRISH ⁽¹⁾ | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 56 |

TABLE 21-2: SUMMARY OF A/D REGISTERS

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: This register is not implemented on 64-pin devices.

NOTES:

22.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RF1 through RF6, as well as the on-chip voltage reference (see Section 23.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 22-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 22-1.


REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER

| R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | | |
|---------------|--|--|-----------------|------------------|------------------|-----------------|-------|--|--|
| C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | | |
| bit 7 | | | | | | | bit | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readabl | | W = Writable | | - | nented bit, rea | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | IOWN | | |
| bit 7 | C2OUT: Con | nparator 2 Outp | ut bit | | | | | | |
| | When C2INV | | | | | | | | |
| | 1 = C2 VIN+ 0 = C2 VIN+ | - | | | | | | | |
| | 0 = C2 VIN+ When C2INV | - | | | | | | | |
| | 1 = C2 VIN+ | | | | | | | | |
| | 0 = C2 VIN+ | > C2 VIN- | | | | | | | |
| bit 6 | C1OUT: Con | nparator 1 Outp | ut bit | | | | | | |
| | $\frac{\text{When C1INV} = 0}{1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +$ | | | | | | | | |
| | 1 = C1 VIN+ > C1 VIN- 0 = C1 VIN+ < C1 VIN- | | | | | | | | |
| | When C1INV | - | | | | | | | |
| | 1 = C1 VIN+ | • • • • • • | | | | | | | |
| | 0 = C1 VIN+ | | | | | | | | |
| bit 5 | | parator 2 Outpu | it Inversion bi | t | | | | | |
| | 1 = C2 outpu 0 = C2 outpu | it not inverted | | | | | | | |
| bit 4 | • | parator 1 Outpu | t Inversion bi | t | | | | | |
| | 1 = C1 outpu | it inverted | | | | | | | |
| | 0 = C1 outpu | it not inverted | | | | | | | |
| bit 3 | - | rator Input Swite | ch bit | | | | | | |
| | <u>When CM<2</u> 1 = C1 Vin | <u>:0> = 110:</u> connects to RA | | - | | | | | |
| | | connects to RF | | :F | | | | | |
| | 0 = C1 VIN- | connects to RF connects to RF | 6/AN11 | | | | | | |
| bit 2-0 | CM<2:0>: Co | omparator Mode | e bits | | | | | | |
| | Figure 22-1 o | shows the Com | harator mode | s and the CM< | 2.05 bit satting | ie. | | | |

22.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 22-1. Bits, CM<2:0>, of the CMCON register are used to select these modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 27.0 "Electrical Characteristics"**.

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



22.2 Comparator Operation

A single comparator is shown in Figure 22-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 22-2 represent the uncertainty due to input offsets and response time.

22.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 22-2).




FIGURE 22-2: SINGLE COMPARATOR

22.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

22.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 23.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM<2:0> = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

22.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 27.0 "Electrical Characteristics").

22.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 22-3 shows the comparator output block diagram.

The TRISF bits will still function as an output enable/ disable for the RF1 and RF2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 22-3: COMPARATOR OUTPUT BLOCK DIAGRAM



22.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

| Note: | If a change in the CMCON register | | | | | | |
|-------|--|--|--|--|--|--|--|
| | (C1OUT or C2OUT) should occur when a | | | | | | |
| | read operation is being executed (start of | | | | | | |
| | the Q2 cycle), then the CMIF (PIR2 | | | | | | |
| | register) interrupt flag may not get set. | | | | | | |

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit, CMIF.

A mismatch condition will continue to set flag bit, CMIF. Reading CMCON will end the mismatch condition and allow flag bit, CMIF, to be cleared.

22.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM<2:0> = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

22.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM<2:0> = 111). However, the input pins (RF3 through RF6) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG<3:0> bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

22.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 22-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.






TABLE 22-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|----------|-----------|--------|--------|--------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR2 | OSCFIF | CMIF | _ | _ | BCL1IF | _ | TMR3IF | CCP2IF | 55 |
| PIE2 | OSCFIE | CMIE | _ | _ | BCL1IE | — | TMR3IE | CCP2IE | 55 |
| IPR2 | OSCFIP | CMIP | _ | | BCL1IP | _ | TMR3IP | CCP2IP | 55 |
| CMCON | C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 55 |
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 55 |
| PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | _ | 56 |
| LATF | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | _ | 56 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | _ | 56 |

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

NOTES:

23.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 23-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

23.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR<3:0>)/24) x (CVRSRC) <u>If CVRR = 0:</u> CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) x (CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 27-3 in **Section 27.0 "Electrical Characteristics"**).

REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|----------------------|-------|-------|-------|-------|-------|-------|
| CVREN | CVROE ⁽¹⁾ | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | CVREN: Comparator Voltage Reference Enable bit |
|---------|--|
| | 1 = CVREF circuit powered on |
| | 0 = CVREF circuit powered down |
| bit 6 | CVROE: Comparator VREF Output Enable bit ⁽¹⁾ |
| | 1 = CVREF voltage level is also output on the RF5/AN10/CVREF pin 0 = CVREF voltage is disconnected from the RF5/AN10/CVREF pin |
| bit 5 | CVRR: Comparator VREF Range Selection bit |
| | 1 = 0 to 0.667 CVRSRC, with CVRSRC/24 step size (low range) 0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size (high range) |
| bit 4 | CVRSS: Comparator VREF Source Selection bit |
| | 1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-) 0 = Comparator reference source, CVRSRC = VDD – VSS |
| bit 3-0 | CVR<3:0>: Comparator VREF Value Selection bits ($0 \le (CVR<3:0>) \le 15$) |
| | When CVRR = 1: |
| | $CVREF = ((CVR<3:0>)/24) \bullet (CVRSRC)$ |
| | When CVRR = 0: |
| | CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) • (CVRSRC) |
| | |

Note 1: CVROE overrides the TRISF<5> bit setting.





23.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 23-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 27.0 "Electrical Characteristics"**.

23.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

23.4 Effects of a Reset


A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>), and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

23.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 23-2 shows an example buffering technique.

FIGURE 23-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|--------|--------|--------|--------|--------|--------|--------|-------|----------------------------|
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 55 |
| CMCON | C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 55 |
| TRISF | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | | 56 |

TABLE 23-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Legend: — = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

NOTES:

24.0 SPECIAL FEATURES OF THE CPU

PIC18F87J10 family devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- · In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 3.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F87J10 family of devices have a configurable Watchdog Timer which is controlled in software.

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h. A complete list is shown in Table 24-2. A detailed explanation of the various bit functions is provided in Register 24-1 through Register 24-6.

24.1.1 CONSIDERATIONS FOR CONFIGURING THE PIC18F87J10 FAMILY DEVICES

Unlike previous PIC18 microcontrollers, devices of the PIC18F87J10 family do not use persistent memory registers to store configuration information. The configuration bytes are implemented as volatile memory which means that configuration data must be programmed each time the device is powered up.

Configuration data is stored in the four words at the top of the on-chip program memory space, known as the Flash Configuration Words. It is stored in program memory in the same order shown in Table 24-2, with CONFIG1L at the lowest address and CONFIG3H at the highest. The data is automatically loaded in the proper Configuration registers during device power-up.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data; this is to make certain that program code is not stored in this address when the code is compiled.

The volatile memory cells used for the Configuration bits always reset to '1' on Power-on Resets. For all other type of Reset events, the previously programmed values are maintained and used without reloading from program memory.

The four Most Significant bits of CONFIG1H, CONFIG2H and CONFIG3H in program memory should also be '1111'. This makes these Configuration Words appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

TABLE 24-1: MAPPING OF THE FLASH CONFIGURATION WORDS TO THE CONFIGURATION REGISTERS

| Configuration Byte | Code Space Address | Configuration Register Address |
|-------------------------|-----------------------|--------------------------------------|
| CONFIG1L | XXXF8h | 300000h |
| CONFIG1H | XXXF9h | 300001h |
| CONFIG2L | XXXFAh | 300002h |
| CONFIG2H | XXXFBh | 300003h |
| CONFIG3L | XXXFCh | 300004h |
| CONFIG3H | XXXFDh | 300005h |
| CONFIG4L ⁽¹⁾ | XXXFEh | 300006h |
| CONFIG4H ⁽¹⁾ | XXXFFh | 300007h |

Note 1: Unimplemented in PIC18F87J10 family devices.

TABLE 24-2: CONFIGURATION BITS AND DEVICE IDs

| File | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default/ Unprogrammed Value ⁽¹⁾ |
|---------|----------|---------------------|-------------------|---------------------|---------------------|-----------------------|--------|-----------------------|--------|--|
| 300000h | CONFIG1L | DEBUG | XINST | STVREN | | _ | | — | WDTEN | 1111 |
| 300001h | CONFIG1H | (2) | (2) | (2) | (2) | _(3) | CP0 | _ | _ | 01 |
| 300002h | CONFIG2L | IESO | FCMEN | _ | _ | _ | FOSC2 | FOSC1 | FOSC0 | 11111 |
| 300003h | CONFIG2H | (2) | (2) | (2) | (2) | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 | 1111 |
| 300004h | CONFIG3L | WAIT ⁽⁴⁾ | BW ⁽⁴⁾ | EMB1 ⁽⁴⁾ | EMB0 ⁽⁴⁾ | EASHFT ⁽⁴⁾ | _ | _ | _ | 1111 1 |
| 300005h | CONFIG3H | (2) | (2) | (2) | (2) | _ | _ | ECCPMX ⁽⁴⁾ | CCP2MX | 11 |
| 3FFFFEh | DEVID1 | DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 | ×××× ×××××(5) |
| 3FFFFFh | DEVID2 | DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | 0000 10x1 (5) |

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states.

2: The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

3: This bit should always be maintained as '0'.

4: Implemented in 80-pin devices only. On 64-pin devices, these bits are reserved and should always be maintained as '1'.

5: See Register 24-7 and Register 24-8 for DEVID values. These registers are read-only and cannot be programmed by the user.

REGISTER 24-1: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

| R/WO-1 | R/WO-1 | R/WO-1 | U-0 | U-0 | U-0 | U-0 | R/WO-1 |
|---------------|--------------------------------|-------------------------------|-----------------------------|--------------------|--------------------------------|-------------------|--------|
| DEBUG | XINST | STVREN | _ | _ | _ | _ | WDTEN |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | WO = Write-C | nce bit | U = Unimpler | mented bit, read | as '0' | |
| -n = Value wh | en device is unp | programmed | | '1' = Bit is se | t | '0' = Bit is clea | ared |
| bit 6 | XINST: Exten 1 = Instructio | ded Instruction | Set Enable b and Indexed | it Addressing m | | Ū | |
| bit o | 1 = Instructio | n set extensior | and Indexed | Addressing m | ode enabled ode disabled (L | ogoov modo) | |
| bit 5 | STVREN: Sta | ck Overflow/Ur | derflow Rese | t Enable bit | ···· (| - 3 , | |
| | | stack overflow stack overflow | | | | | |
| bit 4-1 | Unimplemen | ted: Read as ' |)' | | | | |
| bit 0 | WDTEN: Wat | chdog Timer E | nable bit | | | | |
| | 1 = WDT ena 0 = WDT disa | abled abled (control is | s placed on S | WDTEN bit) | | | |

REGISTER 24-2: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

| U-0 | U-0 | U-0 | U-0 | U-0 | R/WO-1 | U-0 | U-0 |
|-------|-----|-----|-----|-----|--------|-----|-------|
| — | — | — | _ | (1) | CP0 | — | — |
| bit 7 | | | | | | | bit 0 |

| Le | egend: | | | |
|----|----------------------------|---------------------|-----------------------------|----------------------|
| R | = Readable bit | WO = Write-Once bit | U = Unimplemented bit, read | as '0' |
| -n | = Value when device is unp | rogrammed | '1' = Bit is set | '0' = Bit is cleared |

bit 7-3 Unimplemented: Read as '0'

bit 2 CP0: Code Protection bit

- 1 = Program memory is not code-protected
- 0 = Program memory is code-protected
- bit 1-0 Unimplemented: Read as '0'

Note 1: This bit should always be maintained as '0'.

REGISTER 24-3: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

| bit 7 Legend: R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed '1' = Bit is set '0' = Bit is cleared bit 7 IESO: Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled Dit 5-3 bit 5-3 Unimplemented: Read as '0' bit 2 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, PLL enabled and under software control | R/WO-1 | R/WO-1 | U-0 | U-0 | U-0 | R/WO-1 | R/WO-1 | R/WO-1 |
|--|--------------|------------------------------|--------------------------------------|--------------|-----------------|------------------|------------------|--------|
| Legend: R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed '1' = Bit is set '0' = Bit is cleared bit 7 IESO: Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 5-3 Unimplemented: Read as '0' bit 2 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control | IESO | FCMEN | | — | — | FOSC2 | FOSC1 | FOSC0 |
| R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed '1' = Bit is set '0' = Bit is cleared bit 7 IESO: Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled - Fail-Safe Clock Monitor disabled bit 5-3 Unimplemented: Read as '0' bit 2 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 1 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 0 = EC oscillator, PLL enabled and under software control | bit 7 | | | | | | | bit 0 |
| R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed '1' = Bit is set '0' = Bit is cleared bit 7 IESO: Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled 0 = Two-Speed Start-up disabled bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 5-3 Unimplemented: Read as '0' bit 2 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control | | | | | | | | |
| -n = Value when device is unprogrammed '1' = Bit is set '0' = Bit is cleared bit 7 IESO: Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled 0 = Fail-Safe Clock Monitor disabled bit 5-3 Unimplemented: Read as '0' bit 2 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control | Legend: | | | | | | | |
| bit 7 IESO: Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 5-3 Unimplemented: Read as '0' bit 2 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control | R = Readabl | le bit | WO = Write-C | nce bit | U = Unimpler | mented bit, read | l as '0' | |
| 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 5-3 Unimplemented: Read as '0' bit 2 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, PLL enabled and under software control | -n = Value w | hen device is unp | programmed | | '1' = Bit is se | t | '0' = Bit is cle | ared |
| bit 5-3 bit 5-3 bit 2 bit 2 bit 2 bit 2 clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 bit 1-0 bit 2 bit 1-0 clock selection bits clock selection bits clock selection clock of the problem of th | | 1 = Two-Spee 0 = Two-Spee | ed Start-up ena ed Start-up disa | bled bled | | Switchover) Con | trol bit | |
| bit 2 FOSC2: Default/Reset System Clock Select bit 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control | | | 0.000.000 | | | | | |
| 1 = Clock selected by FOSC<1:0> as a system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control | bit 5-3 | Unimplemen | ted: Read as ' |) ` | | | | |
| 0 = INTRC enabled as a system clock when OSCCON<1:0> = 00 bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control | bit 2 | | - | | | | | |
| 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control | | | | | | | SCCON<1:0> | = 00 |
| 10 = EC oscillator, CLKO function on OSC201 = HS oscillator, PLL enabled and under software control | bit 1-0 | FOSC<1:0>: | Oscillator Sele | ction bits | | | | |
| | | 10 = EC osci 01 = HS osci | illator, CLKO fu illator, PLL ena | nction on OS | C2 | | tion on OSC2 | |

REGISTER 24-4: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

| U-0 | U-0 | U-0 | U-0 | R/WO-1 | R/WO-1 | R/WO-1 | R/WO-1 |
|-------|-----|-----|-----|--------|--------|--------|--------|
| — | _ | _ | _ | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-----------------------------|---------------------|---------------------|----------------------|
| R = Readable bit | WO = Write-Once bit | U = Unimplemented b | it, read as '0' |
| -n = Value when device is u | inprogrammed | '1' = Bit is set | '0' = Bit is cleared |

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDTPS<3:0>: Watchdog Timer Postscale Select bits

REGISTER 24-5: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)

| | | | | | • | | , |
|---------------------|------------------|---------------------|-------------------------|----------------------------------|---------------------|-------------------|------|
| R/WO-1 | R/WO-1 | R/WO-1 | R/WO-1 | R/WO-1 | U-0 | U-0 | U-0 |
| WAIT ⁽¹⁾ | BW(1) | EMB1 ⁽¹⁾ | EMB0 ⁽¹⁾ | EASHFT ⁽¹⁾ | | | _ |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | WO = Write-O | Once bit | U = Unimpler | nented bit, read | as '0' | |
| -n = Value wh | en device is unp | programmed | | '1' = Bit is set | : | '0' = Bit is clea | ired |
| | | | | | | | |
| bit 7 | WAIT: Extern | al Bus Wait En | able bit ⁽¹⁾ | | | | |
| | | | | I memory bus d | | | |
| | | - | | I memory bus e | enabled | | |
| bit 6 | BW: Data Bu | s Width Select | bit ⁽¹⁾ | | | | |
| | | ternal Bus mo | | | | | |
| | | ernal Bus mode | | (4) | | | |
| bit 5-4 | | xternal Memor | | | | | |
| | | ontroller mode - | | | -1- | | |
| | | | | Bit Address mo Bit Address mo | | | |
| | | | | Bit Address mo | | | |
| bit 3 | | ernal Address | | | | | |
| | | | | | s offset to start a | at 000000h | |
| | | • | | | eflects the PC v | | |
| bit 2-0 | Unimplemen | 4 - d. D d (| ~' | | | | |

Note 1: Implemented only on 80-pin devices.

REGISTER 24-6: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/WO-1 | R/WO-1 |
|----------|-----|-----|-----|-----|-----|-----------------------|--------|
| | — | _ | _ | _ | — | ECCPMX ⁽¹⁾ | CCP2MX |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| l edeuq. | | | | | | | |

| Legenu. | | | |
|---------------------------|---------------------|---------------------|----------------------|
| R = Readable bit | WO = Write-Once bit | U = Unimplemented b | bit, read as '0' |
| -n = Value when device is | sunprogrammed | '1' = Bit is set | '0' = Bit is cleared |

| bit 7-2 | Unimplemented: Read as '0' |
|---------|---|
| bit 1 | ECCPMX: ECCPx MUX bit ⁽¹⁾ |
| | 1 = ECCP1 outputs (P1B/P1C) are multiplexed with RE6 and RE5; |
| | ECCP3 outputs (P3B/P3C) are multiplexed with RE4 and RE3 |
| | 0 = ECCP1 outputs (P1B/P1C) are multiplexed with RH7 and RH6; |
| | ECCP3 outputs (P3B/P3C) are multiplexed with RH5 and RH4 |
| bit 0 | CCP2MX: ECCP2 MUX bit |
| | 1 = ECCP2/P2A is multiplexed with RC1 |
| | 0 = ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (all devices) or with RB3 in Extended |
| | Microcontroller mode (80-pin devices only) |
| | |
| Note 1 | Available only on 20 pin devices |

Note 1: Available only on 80-pin devices.

REGISTER 24-7: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F87J10 FAMILY DEVICES

| R | R | R | R | R | R | R | R |
|---|---|---------------------|------|-------------------------------------|------|------|-------|
| DEV2 ⁽¹⁾ | DEV1 ⁽¹⁾ | DEV0 ⁽¹⁾ | REV4 | REV3 | REV2 | REV1 | REV0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Read-only | / bit | | | U = Unimplemented bit, read as '0' | | | |
| -n = Value when device is unprogrammed | | | | u = Unchanged from programmed state | | | |
| bit 7-5 DEV<2:0>: Device ID bits ⁽¹⁾ 111 = PIC18F85J10 101 = PIC18F67J10 100 = PIC18F66J15 011 = PIC18F66J10 or PIC18F87J10 010 = PIC18F65J15 or PIC18F86J15 001 = PIC18F65J10 or PIC18F86J10 000 = PIC18F85J15 | | | | | | | |
| bit 4-0 | REV<4:0>: Revision ID bits These bits are used to indicate the device revision. | | | | | | |

Note 1: Where values for DEV<2:0> are shared by more than one device number, the specific device is always identified by using the entire DEV<10:0> bit sequence.

REGISTER 24-8: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F87J10 FAMILY DEVICES

| R | R | R | R | R | R | R | R |
|----------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| DEV10 ⁽¹⁾ | DEV9 ⁽¹⁾ | DEV8 ⁽¹⁾ | DEV7 ⁽¹⁾ | DEV6 ⁽¹⁾ | DEV5 ⁽¹⁾ | DEV4 ⁽¹⁾ | DEV3 ⁽¹⁾ |
| bit 7 | | | | | | • | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

| 9 | |
|--|-------------------------------------|
| R = Read-only bit | U = Unimplemented bit, read as '0' |
| -n = Value when device is unprogrammed | u = Unchanged from programmed state |

bit 7-0 DEV<10:3>: Device ID bits⁽¹⁾


These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number. 0001 0101 = PIC18F65J10/65J15/66J10/66J15/67J10/85J10 devices 0001 0111 = PIC18F85J15/86J10/86J15/87J10 devices

Note 1: The values for DEV<10:3> may be shared with other device families. The specific device is always identified by using the entire DEV<10:0> bit sequence.

24.2 Watchdog Timer (WDT)

For PIC18F87J10 family devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.


The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexor, controlled by the WDTPS bits in Configuration Register 2H. Available periods range from about 4 ms to 135 seconds (2.25 minutes depending on voltage, temperature and WDT postscaler). The WDT and postscaler are cleared whenever a SLEEP or CLRWDT instruction is executed, or a clock failure (primary or Timer1 oscillator) has occurred.



2: When a CLRWDT instruction is executed, the postscaler count will be cleared.

24.2.1 CONTROL REGISTER

The WDTCON register (Register 24-9) is a readable and writable register. The SWDTEN bit enables or disables WDT operation. This allows software to override the WDTEN Configuration bit and enable the WDT only if it has been disabled by the Configuration bit.



REGISTER 24-9: WDTCON: WATCHDOG TIMER CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
|----------|-----|-----|-----|-----|-----|-----|-----------------------|
| _ | — | — | — | — | — | | SWDTEN ⁽¹⁾ |
| bit 7 bi | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

- 1 = Watchdog Timer is on
- 0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

| TABLE 24-3: SUMMARY OF WATCHDOG TIMER REGISTERS | TABLE 24-3 : | SUMMARY OF WATCHDOG TIMER REGISTERS |
|---|---------------------|-------------------------------------|
|---|---------------------|-------------------------------------|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-------|-------|-------|-------|-------|-------|-------|--------|-------------------------|
| RCON | IPEN | | _ | RI | TO | PD | POR | BOR | 54 |
| WDTCON | — | _ | _ | _ | _ | — | _ | SWDTEN | 54 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

24.3 On-Chip Voltage Regulator

All of the PIC18F87J10 family devices power their core digital logic at a nominal 2.5V. For designs that are required to operate at a higher typical voltage, such as 3.3V, all devices in the PIC18F87J10 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR filter capacitor must be connected to the VDDCORE/VCAP pin (Figure 24-2). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 27.3 "DC Characteristics: PIC18F87J10 Family (Industrial)".

If ENVREG is tied to VSS, the regulator is disabled. In this case, separate power for the core logic at a nominal 2.5V must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 24-2 for possible configurations.

24.3.1 ON-CHIP REGULATOR AND BOR


When the on-chip regulator is enabled, PIC18F87J10 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a BOR Reset. This event is captured by the BOR flag bit (RCON<0>).

The operation of the BOR is described in more detail in Section 5.4 "Brown-out Reset (BOR)" and Section 5.4.1 "Detecting BOR". The brown-out voltage levels are specific in Section 27.1 "DC Characteristics: Supply Voltage, PIC18F87J10 Family (Industrial)".

24.3.2 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

FIGURE 24-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



24.4 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period, from oscillator start-up to code execution, by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is HS or HSPLL (Crystal-based) modes. Since the EC and ECPLL modes do not require an OST start-up delay, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode. In all other power-managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

24.4.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to **Section 4.1.4 "Multiple Sleep Commands"**). In practice, this means that user code can change the SCS1:SCS0 bits setting or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.





FIGURE 24-3: TIMING TRANSITION FOR TWO-SPEED START-UP (INTRC TO HSPLL)

24.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 24-4) is accomplished by creating a sample clock signal which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 24-5). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 4.1.4 "Multiple Sleep Commands" and Section 24.4.1 "Special Considerations for Using Two-Speed Start-up" for more details.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

24.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.


As already noted, the clock source is switched to the INTRC clock when a clock failure is detected; this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

24.5.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 2H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTRC oscillator provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTRC oscillator. The OSCCON register will remain in its Reset state until a power-managed mode is entered.





24.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexor selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTRC multiplexor. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTRC source.

24.5.4 POR OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is either EC or INTRC modes, monitoring can begin immediately following these events.

For HS or HSPLL modes, the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

| Note: | The same logic that prevents false oscilla- tor failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all follow- ing these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even as |
|-------|---|
| | is taking too long to start. Even so, no oscillator failure interrupt will be flagged. |

As noted in **Section 24.4.1 "Special Considerations for Using Two-Speed Start-up"**, it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

24.6 Program Verification and Code Protection

For all devices in the PIC18F87J10 family of devices, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one Configuration bit, CP0. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

24.6.1 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against untoward changes or reads in two ways. The primary protection is the write-once feature of the Configuration bits which prevents reconfiguration once the bit has been programmed during a power cycle. To safeguard against unpredictable events, Configuration bit changes resulting from individual cell-level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the CP0 bit set, the source data for device configuration is also protected as a consequence.

24.7 In-Circuit Serial Programming

PIC18F87J10 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.8 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 24-4 shows which resources are required by the background debugger.

| TABLE 24-4: | DEBUGGER RESOURCES |
|--------------------|--------------------|
|--------------------|--------------------|

| I/O pins: | RB6, RB7 |
|-----------------|-----------|
| Stack: | 2 levels |
| Program Memory: | 512 bytes |
| Data Memory: | 10 bytes |

25.0 INSTRUCTION SET SUMMARY

The PIC18F87J10 family of devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

25.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator, 'f', specifies which file register is to be used by the instruction. The destination designator, 'd', specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator, 'b', selects the number of the bit affected by the operation, while the file register designator, 'f', represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 25-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 25-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 25.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-----------------|---|
| a | RAM access bit: |
| | a = 0: RAM location in Access RAM (BSR register is ignored) |
| | a = 1: RAM bank is specified by BSR register |
| bbb | Bit address within an 8-bit file register (0 to 7). |
| BSR | Bank Select Register. Used to select the current RAM bank. |
| C, DC, Z, OV, N | ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative. |
| d | Destination select bit: |
| | d = 0: store result in WREG |
| | d = 1: store result in file register f |
| dest | Destination: either the WREG register or the specified register file location. |
| f | 8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h). |
| fs | 12-bit Register file address (000h to FFFh). This is the source address. |
| f _d | 12-bit Register file address (000h to FFFh). This is the destination address. |
| GIE | Global Interrupt Enable bit. |
| k | Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value). |
| label | Label name. |
| mm | The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions: |
| * | No Change to register (such as TBLPTR with table reads and writes) |
| *+ | Post-Increment register (such as TBLPTR with table reads and writes) |
| *_ | Post-Decrement register (such as TBLPTR with table reads and writes) |
| ^- +* | |
| | Pre-Increment register (such as TBLPTR with table reads and writes) The relative address (2's complement number) for relative branch instructions or the direct address for |
| n | Call/Branch and Return instructions. |
| PC | Program Counter. |
| PCL | Program Counter Low Byte. |
| PCH | Program Counter High Byte. |
| PCLATH | Program Counter High Byte Latch. |
| PCLATU | Program Counter Upper Byte Latch. |
| PD | Power-Down bit. |
| PRODH | Product of Multiply High Byte. |
| PRODL | Product of Multiply Low Byte. |
| S | Fast Call/Return mode select bit: |
| | s = 0: do not update into/from shadow registers |
| | s = 1: certain registers loaded into/from shadow registers (Fast mode) |
| TBLPTR | 21-bit Table Pointer (points to a Program Memory location). |
| TABLAT | 8-bit Table Latch. |
| TO | Time-out bit. |
| TOS | Top-of-Stack. |
| u | Unused or Unchanged. |
| WDT | Watchdog Timer. |
| WREG | Working register (accumulator). |
| х | Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools. |
| Z _S | 7-bit offset value for Indirect Addressing of register files (source). |
| zd | 7-bit offset value for Indirect Addressing of register files (destination). |
| { } | Optional argument. |
| [text] | Indicates an Indexed Address. |
| (text) | The contents of text. |
| [expr] <n></n> | Specifies bit n of the register indicated by the pointer expr. |
| \rightarrow | Assigned to. |
| < > | Register bit field. |
| E | In the set of. |
| italics | User-defined term (font is Courier). |

| Byte-oriented file register operations | Example Instruction |
|---|----------------------|
| 15 10 9 8 7 0 | |
| OPCODE d a f (FILE #) | ADDWF MYREG, W, B |
| d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address | |
| Byte to Byte move operations (2-word) | |
| <u>15 12 11 0</u> | |
| OPCODE f (Source FILE #) | MOVFF MYREG1, MYREG2 |
| 15 12 11 0 | |
| 1111 f (Destination FILE #) | |
| f = 12-bit file register address | |
| Bit-oriented file register operations | |
| <u>15 12 11 9 8 7 0</u> | |
| OPCODE b (BIT #) a f (FILE #) | BSF MYREG, bit, B |
| b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address | |
| Literal operations | |
| <u>15 8 7 0</u> | |
| OPCODE k (literal) | MOVLW 7Fh |
| k = 8-bit immediate value | |
| Control operations | |
| CALL, GOTO and Branch operations | |
| 15 8 7 0 | |
| OPCODE n<7:0> (literal) | GOTO Label |
| 15 12 11 0 | |
| 1111 n<19:8> (literal) | |
| n = 20-bit immediate value | |
| 15 8 7 0 | |
| OPCODE S n<7:0> (literal) | CALL MYFUNC |
| 15 12 11 0 | |
| 1111 n<19:8> (literal) | |
| S = Fast bit | |
| 15 11 10 0 | |
| OPCODE n<10:0> (literal) | BRA MYFUNC |
| | |
| <u>15 87 0</u> | |
| OPCODE n<7:0> (literal) | BC MYFUNC |

TABLE 25-2: PIC18F87J10 FAMILY INSTRUCTION SET

| Mnemo | onic, | Description | | | oit Instru | uction V | lord | Status | | |
|---------|---------------------------------|--|------------|------|------------|----------|------|-----------------|-------------|--|
| Opera | nds | Description | Cycles | MSb | | | LSb | Affected | Notes | |
| BYTE-OR | ENTED | OPERATIONS | | | | | | | | |
| ADDWF | f, d, a | Add WREG and f | 1 | 0010 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2 | |
| ADDWFC | f, d, a | Add WREG and Carry bit to f | 1 | 0010 | 00da | ffff | ffff | C, DC, Z, OV, N | 1, 2 | |
| ANDWF | f, d, a | AND WREG with f | 1 | 0001 | 01da | ffff | ffff | Z, N | 1,2 | |
| CLRF | f, a | Clear f | 1 | 0110 | 101a | ffff | ffff | Z | 2 | |
| COMF | f, d, a | Complement f | 1 | 0001 | 11da | ffff | ffff | Z, N | 1, 2 | |
| CPFSEQ | f, a | Compare f with WREG, Skip = | 1 (2 or 3) | 0110 | 001a | ffff | ffff | None | 4 | |
| CPFSGT | f, a | Compare f with WREG, Skip > | 1 (2 or 3) | 0110 | 010a | ffff | ffff | None | 4 | |
| CPFSLT | f, a | Compare f with WREG, Skip < | 1 (2 or 3) | 0110 | 000a | ffff | ffff | None | 1, 2 | |
| DECF | f, d, a | Decrement f | 1 | 0000 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4 | |
| DECFSZ | f, d, a | Decrement f, Skip if 0 | 1 (2 or 3) | 0010 | 11da | ffff | ffff | None | 1, 2, 3, 4 | |
| DCFSNZ | f, d, a | Decrement f, Skip if Not 0 | 1 (2 or 3) | 0100 | 11da | ffff | ffff | None | 1, 2 | |
| INCF | f, d, a | Increment f | 1 ΄ | 0010 | 10da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4 | |
| INCFSZ | f, d, a | Increment f, Skip if 0 | 1 (2 or 3) | 0011 | 11da | ffff | ffff | None | 4 | |
| INFSNZ | f, d, a | Increment f, Skip if Not 0 | 1 (2 or 3) | | 10da | ffff | ffff | None | 1, 2 | |
| IORWF | f, d, a | Inclusive OR WREG with f | 1 ΄ | 0001 | 00da | ffff | ffff | Z, N | 1, 2 | |
| MOVF | f, d, a | Move f | 1 | 0101 | 00da | ffff | ffff | Z, N | 1 | |
| MOVFF | f _s , f _d | Move f _s (source) to 1st word | 2 | 1100 | ffff | ffff | ffff | None | | |
| | 5. u | f _d (destination) 2nd word | | 1111 | ffff | ffff | ffff | | | |
| MOVWF | f, a | Move WREG to f | 1 | 0110 | 111a | ffff | ffff | None | | |
| MULWF | f, a | Multiply WREG with f | 1 | 0000 | 001a | ffff | ffff | None | 1, 2 | |
| NEGF | f, a | Negate f | 1 | 0110 | 110a | ffff | ffff | C, DC, Z, OV, N | , | |
| RLCF | f, d, a | Rotate Left f through Carry | 1 | 0011 | 01da | ffff | ffff | C, Z, N | 1, 2 | |
| RLNCF | f, d, a | Rotate Left f (No Carry) | 1 | 0100 | 01da | ffff | ffff | Z, N | , | |
| RRCF | f, d, a | Rotate Right f through Carry | 1 | 0011 | 00da | ffff | ffff | C, Z, N | | |
| RRNCF | f, d, a | Rotate Right f (No Carry) | 1 | 0100 | 00da | ffff | ffff | Z, N | | |
| SETF | f, a | Set f | 1 | 0110 | 100a | ffff | ffff | None | 1, 2 | |
| SUBFWB | | Subtract f from WREG with | 1 | 0101 | 01da | ffff | ffff | C, DC, Z, OV, N | , | |
| | | Borrow | | | | | | | | |
| SUBWF | f, d, a | Subtract WREG from f | 1 | 0101 | 11da | ffff | ffff | C, DC, Z, OV, N | 1, 2 | |
| SUBWFB | | Subtract WREG from f with | 1 | 0101 | 10da | ffff | ffff | C, DC, Z, OV, N | , | |
| _ | , . , | Borrow | | | | | | , _, ,, _ | | |
| SWAPF | f, d, a | Swap Nibbles in f | 1 | 0011 | 10da | ffff | ffff | None | 4 | |
| TSTFSZ | f, a | Test f, Skip if 0 | 1 (2 or 3) | | 011a | ffff | ffff | None | 1, 2 | |
| XORWF | | Exclusive OR WREG with f | 1 | | 10da | ffff | ffff | | ·, <u> </u> | |

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

| Mnemo | onic, | Description | Quality | 16-l | oit Instr | uction V | Vord | Status | |
|----------|---------|--------------------------------|------------|------|-----------|----------|------|-----------|-------|
| Opera | nds | Description | Cycles | MSb | | | LSb | Affected | Notes |
| BIT-ORIE | NTED O | PERATIONS | | | | | | | |
| BCF | f, b, a | Bit Clear f | 1 | 1001 | bbba | ffff | ffff | None | 1, 2 |
| BSF | f, b, a | Bit Set f | 1 | | bbba | ffff | ffff | None | 1, 2 |
| BTFSC | f, b, a | Bit Test f, Skip if Clear | 1 (2 or 3) | 1011 | bbba | | ffff | None | 3, 4 |
| BTFSS | f, b, a | Bit Test f, Skip if Set | 1 (2 or 3) | 1010 | bbba | ffff | ffff | None | 3, 4 |
| BTG | f, b, a | Bit Toggle f | 1 | 0111 | bbba | ffff | ffff | None | 1, 2 |
| CONTRO | L OPER | ATIONS | | | | | | | |
| BC | n | Branch if Carry | 1 (2) | 1110 | 0010 | nnnn | nnnn | None | |
| BN | n | Branch if Negative | 1 (2) | 1110 | 0110 | nnnn | nnnn | None | |
| BNC | n | Branch if Not Carry | 1 (2) | 1110 | 0011 | nnnn | nnnn | None | |
| BNN | n | Branch if Not Negative | 1 (2) | 1110 | 0111 | nnnn | nnnn | None | |
| BNOV | n | Branch if Not Overflow | 1 (2) | 1110 | 0101 | nnnn | nnnn | None | |
| BNZ | n | Branch if Not Zero | 1 (2) | 1110 | 0001 | nnnn | nnnn | None | |
| BOV | n | Branch if Overflow | 1 (2) | 1110 | 0100 | nnnn | nnnn | None | |
| BRA | n | Branch Unconditionally | 2 | 1101 | 0nnn | nnnn | nnnn | None | |
| BZ | n | Branch if Zero | 1 (2) | 1110 | 0000 | nnnn | nnnn | None | |
| CALL | n, s | Call Subroutine 1st word | 2 | 1110 | 110s | kkkk | kkkk | None | |
| | | 2nd word | | 1111 | kkkk | kkkk | kkkk | | |
| CLRWDT | — | Clear Watchdog Timer | 1 | 0000 | 0000 | 0000 | 0100 | TO, PD | |
| DAW | — | Decimal Adjust WREG | 1 | 0000 | 0000 | 0000 | 0111 | С | |
| GOTO | n | Go to Address 1st word | 2 | 1110 | 1111 | kkkk | kkkk | None | |
| | | 2nd word | | 1111 | kkkk | kkkk | kkkk | | |
| NOP | — | No Operation | 1 | 0000 | 0000 | 0000 | 0000 | None | |
| NOP | — | No Operation | 1 | 1111 | XXXX | XXXX | XXXX | None | 4 |
| POP | — | Pop Top of Return Stack (TOS) | 1 | 0000 | 0000 | 0000 | 0110 | None | |
| PUSH | — | Push Top of Return Stack (TOS) | 1 | 0000 | 0000 | 0000 | 0101 | None | |
| RCALL | n | Relative Call | 2 | 1101 | 1nnn | nnnn | | None | |
| RESET | | Software Device Reset | 1 | 0000 | 0000 | 1111 | 1111 | All | |
| RETFIE | S | Return from Interrupt Enable | 2 | 0000 | 0000 | 0001 | 000s | GIE/GIEH, | |
| | | | | | | | | PEIE/GIEL | |
| RETLW | k | Return with Literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None | |
| RETURN | S | Return from Subroutine | 2 | 0000 | 0000 | 0001 | | None | |
| SLEEP | — | Go into Standby mode | 1 | 0000 | 0000 | 0000 | 0011 | TO, PD | |

| TABLE 25-2: | PIC18F87J10 FAMILY INSTRUCTION SET (|) |
|--------------------|--------------------------------------|---|
| IADLL 2J-2. | | į |

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

| Mnem | onic, | Description | Civalaa | 16-ł | oit Instr | uction V | Vord | Status | Notes |
|---------|--------|---------------------------------|---------|------|-----------|----------|------|-----------------|-------|
| Opera | inds | Description | Cycles | MSb | | | LSb | Affected | Notes |
| LITERAL | OPERA | TIONS | | | | | | | |
| ADDLW | k | Add Literal and WREG | 1 | 0000 | 1111 | kkkk | kkkk | C, DC, Z, OV, N | |
| ANDLW | k | AND Literal with WREG | 1 | 0000 | 1011 | kkkk | kkkk | Z, N | |
| IORLW | k | Inclusive OR Literal with WREG | 1 | 0000 | 1001 | kkkk | kkkk | Z, N | |
| LFSR | f, k | Move Literal (12-bit) 2nd word | 2 | 1110 | 1110 | 00ff | kkkk | None | |
| | | to FSR(f) 1st word | | 1111 | 0000 | kkkk | kkkk | | |
| MOVLB | k | Move Literal to BSR<3:0> | 1 | 0000 | 0001 | 0000 | kkkk | None | |
| MOVLW | k | Move Literal to WREG | 1 | 0000 | 1110 | kkkk | kkkk | None | |
| MULLW | k | Multiply Literal with WREG | 1 | 0000 | 1101 | kkkk | kkkk | None | |
| RETLW | k | Return with Literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None | |
| SUBLW | k | Subtract WREG from Literal | 1 | 0000 | 1000 | kkkk | | C, DC, Z, OV, N | |
| XORLW | k | Exclusive OR Literal with WREG | 1 | 0000 | 1010 | kkkk | kkkk | Z, N | |
| DATA ME | MORY - | | FIONS | | | | | | |
| TBLRD* | | Table Read | 2 | 0000 | 0000 | 0000 | 1000 | None | |
| TBLRD*+ | | Table Read with Post-Increment | | 0000 | 0000 | 0000 | 1001 | None | |
| TBLRD*- | | Table Read with Post-Decrement | | 0000 | 0000 | 0000 | 1010 | None | |
| TBLRD+* | | Table Read with Pre-Increment | | 0000 | 0000 | 0000 | 1011 | None | |
| TBLWT* | | Table Write | 2 | 0000 | 0000 | 0000 | 1100 | None | |
| TBLWT*+ | | Table Write with Post-Increment | | 0000 | 0000 | 0000 | | None | |
| TBLWT*- | | Table Write with Post-Decrement | | 0000 | 0000 | 0000 | 1110 | None | |
| TBLWT+* | | Table Write with Pre-Increment | | 0000 | 0000 | 0000 | 1111 | None | |

TABLE 25-2: PIC18F87J10 FAMILY INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

ADD W to f

f {,d {,a}}

ADDWF

25.1.1 STANDARD INSTRUCTION SET

| ADDLW | ADD Litera | ADD Literal to W | | | | | ADDWF |
|-------------------------|-------------------------|---|------|---|--------------|---|---------------------------|
| Syntax: | ADDLW | k | | | | I | Syntax: |
| Operands: | $0 \le k \le 255$ | | | | | | Operands: |
| Operation: | $(W) + k \rightarrow V$ | $(W) + k \to W$ | | | | | |
| Status Affected: | N, OV, C, D | N, OV, C, DC, Z | | | | | Operation: |
| Encoding: | 0000 | 1111 | kkk. | k | kkkk | | Status Affected |
| Description: | | The contents of W are added to the 8-bit literal 'k' and the result is placed in W. | | | | | Encoding: Description: |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | | | Q4 | l | |
| Decode | Read literal 'k' | Proces Data | | W | rite to W | | |
| Example: | ADDLW 1 | .5h | | | | | |
| Before Instruct | | | | | | | |
| W = After Instructio | 10h | | | | | | |
| W = | 25h | | | | | | Words: |
| | | | | | | | Cycles: |
| | | | | | | | Q Cycle Activ |
| | | | | | | | Q1 |
| | | | | | | | Decod |
| | | | | | | | Example: |
| | | | | | | | Before In W REG |
| | | | | | | | After Inst |
| | | | | | | | W |

 $0 \leq f \leq 255$ $\textbf{d} \in [0,1]$ a ∈ [0,1] $(W) + (f) \rightarrow dest$ N, OV, C, DC, Z ed: 0010 01da ffff ffff Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. 1 1 vity: Q4 Q3 Q2 de Read Process Write to register 'f Data destination REG, 0, 0 ADDWF nstruction = 17h G = 0C2h truction 0D9h = REG = 0C2h

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

| ADDWFC | ADD W and | d Carry I | bit to | f | |
|---|---|--|---|---|--|
| Syntax: | ADDWFC | f {,d {,a | a}} | | |
| Operands: | 0 ≤ f ≤ 255 d ∈ [0,1] | | | | |
| | a ∈ [0,1] | | | | |
| Operation: | (W) + (f) + | $(C) \rightarrow de$ | st | | |
| Status Affected: | N,OV, C, D | C, Z | | | |
| Encoding: | 0010 | 00da | ffi | f | ffff |
| Description: | Add W, the location, 'f'. placed in W placed in d | If 'd' is '(/. If 'd' is | 0', the '1', th | e res le re | ult is sult is |
| | If 'a' is '0', t If 'a' is '1', t GPR bank. | | | | |
| | If 'a' is '0' a set is enabl in Indexed mode wher Section 25 Bit-Oriente Literal Offs | ed, this in Literal Of never f ≤ 9 .2.3 "Byt ed Instru | nstruc ffset A 95 (51 te-Or i ction | ction Addre =h). iente s in | operates essing See ed and Indexed |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| Q1 | Q2 | Q3 | | | Q4 |
| Decode | Read register 'f' | Proce: Data | | | /rite to stination |
| Example: | ADDWFC | REG, | 0, | 1 | |
| Before Instruc Carry bit REG W After Instructic | = 1 = 02h = 4Dh | | | | |
| Carry bit REG W | | | | | |

| ANDLW | AND Litera | AND Literal with W | | | | | | |
|---------------------------|-----------------------------|--------------------|------|---------------|--|--|--|--|
| Syntax: | ANDLW | k | | | | | | |
| Operands: | $0 \le k \le 255$ | i | | | | | | |
| Operation: | (W) .AND. | $k \rightarrow W$ | | | | | | |
| Status Affected: | N, Z | | | | | | | |
| Encoding: | 0000 | 1011 | kkkk | kkkk | | | | |
| Description: | The conten 8-bit literal | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Q Cycle Activity: | | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | | |
| Decode | Read literal 'k' | Proce Data | | Vrite to W | | | | |
| Example: Before Instru | ANDLW | 05Fh | | | | | | |
| W After Instruc | = A3h tion | | | | | | | |
| W | = 03h | | | | | | | |
| | | | | | | | | |

Branch if Carry

0010

nnnn

nnnn

BC n -128 \leq n \leq 127 if Carry bit is '1', (PC) + 2 + 2n \rightarrow PC

None 1110

| ANDWF | AND W wit | th f | | ВС | |
|--|---|--|---|----------------|---|
| Syntax: | ANDWF | f {,d {,a}} | | Synta | x: |
| Operands: | $0 \leq f \leq 255$ | | | Opera | ands: |
| | d ∈ [0,1] a ∈ [0,1] | | | Opera | ation: |
| Operation: | (W) .AND. | (f) \rightarrow dest | | Status | Affected: |
| Status Affected: | N, Z | N, Z | | | ding: |
| Encoding: | 0001 | 0001 01da ffff ffff | | | iption: |
| Description: | register 'f'. in W. If 'd' is in register ' If 'a' is '0', t | s '1', the result f'. he Access Ba | result is stored is stored back nk is selected. | | |
| | If 'a' is '1', t GPR bank. | | d to select the | | |
| If 'a' is '0' and the extended ins | | | | Words | 3: |
| | | led, this instru Literal Offset / | ction operates | Cycles | s: |
| | mode wher Section 25 | ever f ≤ 95 (5 5.2.3 "Byte-Or ed Instruction | Fh). See iented and | Q Cy If Jun | rcle Activity: np: Q1 |
| | Literal Off | set Mode" for | details. | | Decode |
| Words: | 1 | | | F | No |
| Cycles: | 1 | | | | No operation |
| Q Cycle Activity: | | | | lf No | Jump: |
| Q1 | Q2 | Q3 | Q4 | 1 – | Q1 |
| Decode | Read register 'f' | Process Data | Write to destination | | Decode |
| Example: Before Instruct W REG After Instructi W REG | = 17h = C2h | REG, 0, 0 | | | ple: Before Instruct PC After Instructio If Carry PC If Carry PC |

If the Carry bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2) Q2 Q3 Q4 Read literal Process Write to PC 'n' Data No No No operation operation operation Q2 Q3 Q4 Read literal Process No operation 'n' Data HERE BC 5 uction address (HERE) = tion = 1: = address (HERE + 12)

= 0;

=

address (HERE + 2)

| BCF | | Bit Clear f | | | BN | | Branch if N | legative | Branch if Negative | | | |
|---|--|--------------------------------------|---------------------------|---|---------------------------|---|---|---|--------------------|--|--|--|
| Synta | ax: | BCF f, b | {,a} | | Synta | ax: | BN n | | | | | |
| Oper | ands: | $0 \leq f \leq 255$ | | | Oper | ands: | -128 ≤ n ≤ ′ | $-128 \le n \le 127$ | | | | |
| | | 0≤b≤7 a∈[0,1] | | | Oper | ation: | 0 | if Negative bit is '1', (PC) + 2 + 2n \rightarrow PC | | | | |
| Oper | ation: | $0 \rightarrow f \le b >$ | $0 \rightarrow f \le b >$ | | Statu | s Affected: | None | | | | | |
| Statu | is Affected: | None | | | Enco | dina: | 1110 | 0110 nn | nn nnnn | | | |
| Enco | oding: | 1001 | bbba ff | ff ffff | | ription: | | tive bit is '1', t | | | | |
| Desc | cription: | Bit 'b' in reg | gister 'f' is clea | ared. | 2000 | | program wi | | | | | |
| | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. | | | | added to th incremente | The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next | | | | | | |
| If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing | | | | instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. | | | | | | | | |
| | | mode whenever f \leq 95 (5Fh). See | | Word | s: | 1 | | | | | | |
| | Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed | | Cycle | Cycles: 1(2) | | | | | | | | |
| | | | set Mode" for | | | ycle Activity: | | | | | | |
| Word | ds: | 1 | | | lf Ju | • | | | . | | | |
| Cycle | es: | 1 | | | | Q1 Decode | Q2 Read literal | Q3 Process | Q4 Write to | | | |
| QC | ycle Activity: | | | | | Decoue | 'n' | Data | PC | | | |
| | Q1 | Q2 | Q3 | Q4 | | No | No | No | No | | | |
| | Decode | Read | Process | Write | | operation | operation | operation | operation | | | |
| | | register 'f' | Data | register 'f' | lf No | o Jump: | | | . | | | |
| _ | | | | | | Q1 Decode | Q2 Read literal | Q3 Process | Q4 No | | | |
| Exan | | | 'LAG_REG, | 7,0 | | Decode | 'n' | Data | operation | | | |
| | Before Instruc | tion EG = C7h | | | | | | | | | | |
| | After Instructio | | | | Exan | <u>nple:</u> | HERE | BN Jump | 1 | | | |
| | FLAG_R | EG = 47h | | | | Before Instruc PC After Instructi If Negat PC If Negat PC | = ad ion ive = 1; ; = ad ive = 0; | dress (HERE) dress (Jump) dress (HERE | | | | |

| BNC | Branch if N | lot Carry | | BNN | | Branch if N | lot Negative | |
|--|--|---|---------------------------------------|--------------|--|--|---|---------------------------------------|
| Syntax: | BNC n | | | Synta | IX: | BNN n | | |
| Operands: | -128 ≤ n ≤ 1 | 127 | | Oper | ands: | -128 ≤ n ≤ ′ | 127 | |
| Operation: | if Carry bit i (PC) + 2 + 2 | | | Oper | ation: | if Negative (PC) + 2 + 2 | , | |
| Status Affected: | None | | | Statu | s Affected: | None | | |
| Encoding: | 1110 | 0011 nn | nn nnnn | Enco | ding: | 1110 | 0111 nn: | nn nnnn |
| Description: | If the Carry bit is '0', then the program will branch. | | Desc | ription: | If the Negator program wi | tive bit is '0', tl ll branch. | hen the | |
| | added to the incremented instruction, | d to fetch the i the new addre n. This instruct | e PC will have next ess will be | | | added to the incremente instruction, | nplement num e PC. Since th d to fetch the the new addre n. This instruction. | ie PC will hav next ess will be |
| Words: | 1 | | | Word | s: | 1 | | |
| Cycles: | 1(2) | | | Cycle | s: | 1(2) | | |
| Q Cycle Activity: If Jump: | | | | Q C If Ju | /cle Activity: mp: | | | |
| Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 |
| Decode | Read literal 'n' | Process Data | Write to PC | | Decode | Read literal 'n' | Process Data | Write to PC |
| No | No | No | No | | No | No | No | No |
| operation | operation | operation | operation | 16.51 | operation | operation | operation | operation |
| If No Jump: | 00 | 00 | 0.4 | If No | Jump: | 00 | 00 | 0.4 |
| Q1 Decode | Q2 Read literal | Q3 Process | Q4 No | | Q1 Decode | Q2 Read literal | Q3 Process | Q4 No |
| Decode | 'n' | Data | operation | | Decoue | 'n' | Data | operation |
| Example: | HERE | BNC Jump | | Exam | iple: | HERE | BNN Jump | |
| Before Instruct PC After Instructi | = ad | dress (HERE |) | | Before Instruct PC After Instructi | = ad | dress (HERE |) |
| If Carry PC If Carry PC | = 1; | dress (Jump) dress (HERE | | | If Negati PC If Negati PC | = ad ve = 1; | dress (Jump dress (HERE | |

| BNO | v | Branch if N | lot Overflow | | | BNZ |
|--------------|---|--|---|-------------------------|----------------------|---|
| Synta | ax: | BNOV n | | | | Syntax: |
| Oper | ands: | -128 ≤ n ≤ 1 | 127 | | | Operands: |
| Oper | ation: | | if Overflow bit is '0', (PC) + 2 + 2n \rightarrow PC | | | Operation: |
| Statu | s Affected: | None | | | | Status Affecte |
| Enco | ding: | 1110 | 1110 0101 nnnn nnnn | | | Encoding: |
| Desc | ription: | If the Overfiprogram with | low bit is '0', f Il branch. | Description: | | |
| | | added to the incremented instruction, | nplement nun e PC. Since th d to fetch the the new addr n. This instruc- istruction. | ne PC next ress v | will have vill be | |
| Words: 1 | | | | | | Words: |
| Cycle | es: | 1(2) | | | | Cycles: |
| Q C If Ju | ycle Activity: mp: | | | | | Q Cycle Activ If Jump: |
| | Q1 | Q2 | Q3 | | Q4 | Q1 |
| | Decode | Read literal 'n' | Process Data | v | Vrite to PC | Decod |
| | No operation | No operation | No operation | ор | No peration | No operati |
| lf No | o Jump: | | | | | If No Jump: |
| | Q1 | Q2 | Q3 | | Q4 | Q1 |
| | Decode | Read literal 'n' | Process Data | ор | No peration | Decod |
| <u>Exan</u> | nple: Before Instruct PC After Instruction If Overflo PC If Overflo PC | = adv on w = 0; = adv w = 1; | BNOV Jump dress (HERE dress (Jump dress (HERE | ;))) | 2) | <u>Example:</u> Before In PC After Inst If Ze |

| BNZ | | Branch if N | lot Zero | | | | | | |
|--|--------------------------------|---|---|----------------------------------|----------------------|--|--|--|--|
| Synt | ax: | BNZ n | BNZ n | | | | | | |
| Ope | rands: | -128 ≤ n ≤ 1 | $-128 \le n \le 127$ | | | | | | |
| Ope | ration: | | if Zero bit is '0', (PC) + 2 + 2n \rightarrow PC | | | | | | |
| Statu | is Affected: | None | None | | | | | | |
| Encoding: | | 1110 | 0001 | nnnn | nnnn | | | | |
| Description: | | If the Zero I will branch. | oit is '0', th | ien the p | rogram | | | | |
| | | The 2's con added to the incrementer instruction, PC + 2 + 2r two-cycle in | e PC. Sinc d to fetch t the new a n. This inst | e the PC the next ddress w | will have vill be | | | | |
| Word | ds: | 1 | | | | | | | |
| Cycl | es: | 1(2) | | | | | | | |
| | ycle Activity: | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | |
| | Decode | Read literal 'n' | Proces Data | s V | /rite to PC | | | | |
| | No operation | No operation | No operatio | n op | No eration | | | | |
| lf N | o Jump: | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | |
| | Decode | Read literal 'n' | Proces Data | - | No eration | | | | |
| Exar | nple: | HERE | BNZ J | ump | | | | | |
| Before Instruction PC = address (HERE) After Instruction | | | | | | | | | |
| | If Zero PC If Zero PC | = 1; | dress (Ju dress (HE | |) | | | | |

| BRA | | Unconditio | Unconditional Branch | | | | | | |
|-------|---|---|---|------------------------|--|--|--|--|--|
| Synta | ax: | BRA n | BRA n | | | | | | |
| Oper | ands: | -1024 ≤ n ≤ | 1023 | | | | | | |
| Oper | ation: | (PC) + 2 + 2 | $2n \rightarrow PC$ | | | | | | |
| Statu | s Affected: | None | None | | | | | | |
| Enco | ding: | 1101 | 0nnn ni | nnn nnnn | | | | | |
| Desc | ription: | the PC. Sin incremente instruction, | ce the PC wi d to fetch the the new add n. This instru | e next ress will be | | | | | |
| Word | ls: | 1 | 1 | | | | | | |
| Cycle | es: | 2 | 2 | | | | | | |
| QC | ycle Activity: | | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | | |
| | Decode | Read literal 'n' | Process Data | Write to PC | | | | | |
| | No operation | No operation | No operation | No operation | | | | | |
| | n <u>ple:</u> Before Instruc PC After Instructio PC | = ad | BRA Jum dress (HER] dress (Jum] | Ξ) | | | | | |

| BSF | | Bit Set f | Bit Set f | | | | | |
|---------|---|--|---------------------|---|---------------------|--|--|--|
| Syntax | : | BSF f, b | BSF f, b {,a} | | | | | |
| Operar | nds: | $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0, 1]$ | | | | | | |
| Operat | ion: | $1 \rightarrow \text{f}$ | | | | | | |
| Status | Affected: | None | | | | | | |
| Encodi | ng: | 1000 | 1000 bbba ffff ffff | | | | | |
| Descrip | otion: | Bit 'b' in register 'f' is set. | | | | | | |
| | If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank. | | | | | | | |
| | If 'a' is '0' and the extended instructio set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe Literal Offset Mode" for details. | | | | | | | |
| Words: | | 1 | | | | | | |
| Cycles: | : | 1 | 1 | | | | | |
| Q Cyc | le Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | 8 | Q4 | | | |
| | Decode | Read register 'f' | Proce Data | | Write gister 'f' | | | |

| Q I | QL | QU | Q.F |
|--------|--------------|---------|--------------|
| Decode | Read | Process | Write |
| | register 'f' | Data | register 'f' |
| | | | |

FLAG_REG, 7, 1

Example:

Before Instruction FLAG_REG = 0Ah After Instruction FLAG_REG = 8Ah

BSF

© 2009 Microchip Technology Inc.

| BTFS | C | Bit Test File | , Skip if Clear | | BTFSS | Bit Test File | , Skip if Set | |
|--------------|---|--|---|--|---|--|---|--|
| Synta | X: | BTFSC f, b | {,a} | | Syntax: | BTFSS f, b { | ,a} | |
| Opera | ands: | 0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1] | | | Operands: | 0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0, 1] | | |
| Opera | ation: | skip if (f) | = 0 | | Operation: | skip if (f) | = 1 | |
| Statu | s Affected: | None | | | Status Affected: | None | | |
| Enco | ding: | 1011 | bbba ff | ff ffff | Encoding: | 1010 | 1010 bbba ffff ff: | |
| Description: | | instruction is the next instruction current instruction and a NOP is | gister 'f' is '0', f skipped. If bit ruction fetched uction executio executed inst cle instruction. | 'b' is '0', then during the on is discarded ead, making | Description: | instruction is the next inst current instru and a NOP is | gister 'f' is '1', ' skipped. If bit ruction fetched uction execution executed inst rcle instruction. | 'b' is '1', then I during the on is discarded ead, making |
| | | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. | | | | | e Access Banł BSR is used to | is selected. If select the |
| | | is enabled, ti Indexed Lite whenever f ≤ Section 25.2 Bit-Oriented | d the extended nis instruction ral Offset Addr 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for d | essing mode ented and in Indexed | | set is enable Indexed Lite whenever f Section 25. Bit-Oriented | d the extended d, this instructi ral Offset Addr ≦ 95 (5Fh). See 2.3 "Byte-Orie d Instructions et Mode" for d | on operates in ressing mode ented and in Indexed |
| Word | s: | 1 | | | Words: | 1 | | |
| Cycle | s: | • | cles if skip and 2-word instruc | | Cycles: | | ycles if skip an a 2-word instru | |
| QC | cle Activity: | , | | | Q Cycle Activity | - | | |
| - | Q1 | Q2 | Q3 | Q4 | Q1 | Q2 | Q3 | Q4 |
| | Decode | Read register 'f' | Process Data | No operation | Decode | Read register 'f' | Process Data | No operation |
| lf ski | p: | | | <u> </u> | If skip: | | | |
| | Q1 | Q2 | Q3 | Q4 | Q1 | Q2 | Q3 | Q4 |
| | No | No | No | No | No | No | No | No |
| lfeki | operation | operation | operation | operation | operation | operation ved by 2-word ins | operation | operation |
| II SKI | Q1 | Q2 | Q3 | Q4 | Q1 | Q2 | Q3 | Q4 |
| | No | No | No | No | No | No | No | No |
| | operation | operation | operation | operation | operation | operation | operation | operation |
| | No operation | No operation | No operation | No operation | No operation | No operation | No operation | No operation |
| Exam | iple: | HERE BI FALSE : TRUE : | FSC FLAG | ;, 1, 0 | Example: | HERE B FALSE : TRUE : | IFSS FLAG | , 1 , 0 |
| | Before Instruct PC After Instructio If FLAG< PC If FLAG< PC | ion = add n = 0; = add 1> = 0; 1> = 1; | ress (HERE) ress (TRUE) ress (FALSE) | 1 | Before Instr PC After Instruc If FLA0 P If FLA0 P | uction = add tion G<1> = 0; C = add G<1> = 1; | ress (HERE) ress (FALSE ress (TRUE) |) |

| BTG | Bit Toggle | f | | BOV | | Branch if C | Overflow | |
|---|---------------------------------------|--|---------------|------------------|---------------------------------------|---|---|--|
| Syntax: | BTG f, b {,a | 1} | | Syntax: | | BOV n | | |
| Operands: | $0 \leq f \leq 255$ | | | Operan | ds: | -128 ≤ n ≤ ′ | 127 | |
| | 0≤b<7 a∈[0,1] | | | Operati | on: | if Overflow | , | |
| Operation: | a ∈ [0, ⊥] (f) → f< | 'n> | | | | (PC) + 2 + 1 | $2n \rightarrow PC$ | |
| Status Affected: | $(1 < b^2) \rightarrow 1 < 0$ None | 0- | | 0101007 | Affected: | None | | |
| Encoding: | 0111 | bbba ff | ff ffff | Encodir | 0 | | | |
| Description: | | ta memory loc | | Descrip | Description: | | low bit is '1', Il branch. | then the |
| Jeschption. | inverted. | | alion i is | | | | nplement nur | nhor '2n' io |
| | lf 'a' is '1', t | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction | | | | added to th incremente instruction, | e PC. Since t d to fetch the the new add | he PC will hav next ress will be |
| | | | | | | | PC + 2 + 2n. This instruction is then a two-cycle instruction. | |
| set is enabled, this instruction operates in Indexed Literal Offset Addressing | | Words: | | 1 | | | | |
| | mode wher | never f \leq 95 (5 | Fh). See | Cycles: 1(2) | | | | |
| | Bit-Oriente | .2.3 "Byte-Or ed Instruction set Mode" for | is in Indexed | Q Cycl If Jum | e Activity: o: | | | |
| Words: | 1 | | | _ | Q1 | Q2 | Q3 | Q4 |
| Cycles: | 1 | | | | Decode | Read literal 'n' | Process Data | Write to PC |
| Q Cycle Activity | : | | | | No | No | No | No |
| Q1 | Q2 | Q3 | Q4 | (| operation | operation | operation | operation |
| Decode | Read | Process | Write | lf No J | • | | | |
| | register 'f' | Data | register 'f' | | Q1 | Q2 | Q3 | Q4 |
| Example: | BTG P | ORTC, 4, (| n | | Decode | Read literal 'n' | Process Data | No operation |
| Before Instr | | 01110, 1, | 5 | | | | | |
| PORT | | 0101 [75h] | | <u>Exampl</u> | <u>e:</u> | HERE | BOV Jum | p |
| After Instruc PORT | | 0101 [65h] | | | fore Instruct PC er Instruction | = ad | dress (HERI | Ξ) |
| | | | | | If Overflo PC If Overflo PC | = ad ow = 0; | dress (Jump dress (HERI | . , |

| ΒZ | | Branch if Z | Branch if Zero | | | | | |
|--------------|--|--|---|---|-----------------------------|--|--|--|
| Synta | ax: | BZ n | | | | | | |
| Oper | ands: | -128 ≤ n ≤ ′ | -128 ≤ n ≤ 127 | | | | | |
| Oper | ation: | | if Zero bit is '1', (PC) + 2 + 2n \rightarrow PC | | | | | |
| Statu | s Affected: | None | None | | | | | |
| Enco | ding: | 1110 | 1110 0000 nnnn nnnn | | | | | |
| Desc | ription: | If the Zero I will branch. | oit is '1', ti | nen the | program | | | |
| | | The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle ir | e PC. Sind d to fetch the new a n. This ins | ce the P the nex address struction | C will have t will be | | | |
| Word | s: | 1 | | | | | | |
| Cycle | es: | 1(2) | | | | | | |
| Q C If Ju | ycle Activity: mp: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read literal 'n' | Proces Data | s | Write to PC | | | |
| | No | No | No | | No | | | |
| | operation | operation | operatio | on o | peration | | | |
| lf No | o Jump: | | | • | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read literal | Proces | - | No | | | |
| | | 'n' | Data | 0 | peration | | | |
| _ | | | | | | | | |
| Exan | | HERE | BZ J | ump | | | | |
| | Before Instruc PC | = ad | dress (H | ERE) | | | | |
| | After Instructio If Zero PC If Zero PC | = 1; = ad = 0; | dress (J dress (H | ump) | | | | |

| <u> </u> | | | | | |
|---|---|---|---|--|---|
| Syntax: | CALL k {,s | 5} | | | |
| Operands: | $0 \le k \le 104$ s $\in [0, 1]$ | 8575 | | | |
| Operation: | $\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if } s = 1, \\ (W) \rightarrow WS, \\ (STATUS) - \\ (BSR) \rightarrow B \end{array}$ |):1>; → STATU | JSS, | | |
| Status Affected: | None | | | | |
| Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) | 1110 1111 | 110s k ₁₉ kkk | k ₇ k] kkk | | kkk} kkk} |
| | | | | | BSR |
| | registers ar respective STATUSS a update occl is loaded in two-cycle ir | shadow i and BSR urs. Ther ito PC<2 | registe S. If 's n, the 2 0:1>. (| ers, V s' = 0 20-bi | their VS, , no t value |
| Words: | respective s STATUSS a update occu is loaded in | shadow i and BSR urs. Ther ito PC<2 | registe S. If 's n, the 2 0:1>. (| ers, V s' = 0 20-bi | their VS, , no t value |
| | respective s STATUSS a update occi is loaded in two-cycle ir | shadow i and BSR urs. Ther ito PC<2 | registe S. If 's n, the 2 0:1>. (| ers, V s' = 0 20-bi | their VS, , no t value |
| Cycles: | respective s STATUSS a update occi is loaded in two-cycle in 2 | shadow i and BSR urs. Ther ito PC<2 | registe S. If 's n, the 2 0:1>. (| ers, V s' = 0 20-bi | their VS, , no t value |
| | respective s STATUSS a update occi is loaded in two-cycle in 2 | shadow i and BSR urs. Ther ito PC<2 | registe S. If 's n, the 2 0:1>. (n. | ers, V s' = 0 20-bi | their VS, , no t value |
| Cycles: Q Cycle Activity: | respective s STATUSS a update occl is loaded in two-cycle in 2 2 | shadow i and BSR urs. Ther to PC<2 istruction | registe S. If 's n, the 2 0:1>. (n. C to | ers, V s' = 0 20-bit CALI CALI | their VS, , no t value , is a |
| Cycles: Q Cycle Activity: Q1 Decode No | respective s STATUSS a update occi is loaded in two-cycle in 2 2 2 Q2 Read literal 'k'<7:0>, | shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac No | registe S. If 's n, the 2 0:1>. (n. C to k | Rea 'K' = 0 Rea 'K'< Writ | their VS, , no t value a is a Q4 ad liter <19:8> te to P No |
| Cycles: Q Cycle Activity: Q1 Decode | respective s STATUSS a update occi is loaded in two-cycle ir 2 2 2 Q2 Read literal 'k'<7:0>, | shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac | registe S. If 's n, the 2 0:1>. (n. C to k | Rea 'K' = 0 Rea 'K'< Writ | their VS, , no t value a is a Q4 ad liter <19:8> te to P |
| Cycles: Q Cycle Activity: Q1 Decode No | respective s STATUSS a update occi is loaded in two-cycle in 2 2 2 Q2 Read literal 'k'<7:0>, | shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac No | registe S. If 's n, the 2 0:1>. (n. C to k | rs, V ' = 0 20-bit CALL 'k'- Writ op | their VS, no t value is a Q4 ad liter <19:8> te to P No eration |
| Cycles: Q Cycle Activity: Q1 Decode No operation | respective s STATUSS a update occl is loaded in two-cycle in 2 2 Q2 Read literal 'k'<7:0>, No operation HERE | shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac No operat | registe S. If 's n, the 2 0:1>. (0:1>. (n. C to k | rs, V ' = 0 20-bit CALL 'k'- Writ op | their VS, no t value is a Q4 ad liter <19:8> te to P No eration |
| Cycles: Q Cycle Activity: Q1 Decode No operation Example: | respective s STATUSS a update occl is loaded in two-cycle in 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion = address | shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac No operat | registe S. If 's n, the 2 0:1>. (0:1>. (n. C to k ion | rs, V ' = 0 20-bit CALL 'k'- Writ op | their VS, no t value is a Q4 ad liter <19:8> te to P No eration |

| CLRF | Clear f | | | | | | |
|--|---|---|---|--|--|--|--|
| Syntax: | CLRF f{,; | a} | | | | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | | | | |
| Operation: | $\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$ | | | | | | |
| Status Affected: | Z | | | | | | |
| Encoding: | 0110 | 101a | ffff | ffff | | | |
| Description: | J | | | | | | |
| | lf 'a' is '0', ti If 'a' is '1', ti GPR bank. | | | | | | |
| | If 'a' is '0' a set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs | ed, this i Literal O ever f ≤ .2.3 "By d Instru | nstruction ffset Addro 95 (5Fh). te-Oriento ctions in | operates essing See ed and Indexed | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | <u> </u> | Q4 | | | |
| Decode | Read register 'f' | Proce Data | | Write gister 'f' | | | |
| Example: | CLRF | FLAG_ | REG,1 | | | | |
| Before Instruc FLAG_RI After Instructic FLAG_RI | EG = 5A on | | | | | | |

| CLRWDT | Clear Wate | Clear Watchdog Timer | | | | | |
|---------------------------------------|--|--------------------------|-------------|---------------|--|--|--|
| Syntax: | CLRWDT | CLRWDT | | | | | |
| Operands: | None | None | | | | | |
| Operation: | $\begin{array}{l} \text{000h} \rightarrow \text{WDT,} \\ \text{000h} \text{WDT postscaler,} \\ 1 \rightarrow \overrightarrow{\text{TO}}, \\ 1 \rightarrow \overrightarrow{\text{PD}} \end{array}$ | | | | | | |
| Status Affected: | TO, PD | | | | | | |
| Encoding: | 0000 | 0000 | 0000 | 0100 | | | |
| Description: | CLRWDT ins Watchdog postscaler o and PD, are | Fimer. It a of the WE | also resets | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | |
| Decode | No operation | Proce Data | | No eration | | | |
| Example: CLRWDT | | | | | | | |
| Before Instruction WDT Counter = ? | | | | | | | |

00h

=

= 0

= 1

= 1

After Instruction WDT Counter

TO

PD

WDT Postscaler

| COMF | | Compleme | ent f | | CPF | SEQ | Compare f | with W, Skip | if f = W |
|--------------|-----------------|---------------------------------|--|----------------------------|-------------|---|----------------------------|---|-----------------|
| Syntax: | | COMF f | {,d {,a}} | | Synt | ax: | CPFSEQ | f {,a} | |
| Operands: | | 0 ≤ f ≤ 255 | | | Oper | rands: | $0 \leq f \leq 255$ | | |
| | | d ∈ [0,1] | | | | | a ∈ [0,1] | | |
| | | a ∈[0,1] | | | Oper | ration: | (f) – (W), | | |
| Operation: | | $\overline{f} \rightarrow dest$ | | | | | skip if (f) = | (W) comparison) | |
| Status Affec | ted: | N, Z | | | State | us Affected: | None | ompanson) | |
| Encoding: | | 0001 | 11da ffi | ff ffff | | oding: | 0110 | 001a ff: | ff ffff |
| Description: | | The conten | ts of register 'f | " are | | cription: | | the contents of | |
| · | Description. | | nted. If 'd' is '0' '. If 'd' is '1', the c in register 'f'. | , the result is | Dest | | location 'f' t | o the contents an unsigned s | of W by |
| | | | U | | | | lf 'f' = W, th | en the fetched | instruction is |
| | | | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. | | | | | and a NOP is ex aking this a two | |
| | | set is enabl in Indexed I | nd the extende ed, this instruc Literal Offset A | ction operates | | | - | he Access Bai he BSR is use | |
| | | Section 25 Bit-Oriente | ever f ≤ 95 (5) .2.3 "Byte-Or ed Instruction set Mode" for | iented and s in Indexed | | | set is enabl in Indexed | nd the extended of the extended of this instruction. Literal Offset Annever $f \le 95$ (5) | ction operates |
| Words: | | 1 | | | | | | .2.3 "Byte-Or | |
| Cycles: | | 1 | | | | | Bit-Oriente | d Instruction | s in Indexed |
| Q Cycle Ac | ctivity: | | | | | | Literal Offs | set Mode" for | details. |
| - | Q1 | Q2 | Q3 | Q4 | Word | | 1 | | |
| Dec | ode | Read register 'f' | Process Data | Write to destination | Cycl | es: | | cles if skip and 2-word instrue | |
| | | | | | QC | cycle Activity: | , | | |
| Example: | | COMF | REG, 0, 0 | | | Q1 | Q2 | Q3 | Q4 |
| | Instruct | | | | | Decode | Read | Process | No |
| | EG nstructio | | | | | | register 'f' | Data | operation |
| R | EG | = 13h | | | lf sk | (ip: Q1 | Q2 | Q3 | Q4 |
| W | / | = ECh | | | | No | No | No | No |
| | | | | | | operation | operation | operation | operation |
| | | | | | lf sk | kip and followe | d by 2-word in | struction: | |
| | | | | | | Q1 | Q2 | Q3 | Q4 |
| | | | | | | No operation | No operation | No operation | No operation |
| | | | | | | No | No | No | No |
| | | | | | | operation | operation | operation | operation |
| | | | | | <u>Exar</u> | nple: | HERE NEQUAL EQUAL | CPFSEQ REG : | ;, O |
| | | | | | | Before Instruct PC Addr W REG After Instruction | ess = HE = ? = ? | RE | |

W; Address (EQUAL) W; Address (NEQUAL)

After Instruction If REG PC If REG PC

= = ≠

| CPFS | SGT | Compare f | with W, Skip | if f > W | | | | |
|-------------|------------------------|--|---|---|--|--|--|--|
| Synta | ax: | CPFSGT | CPFSGT f {,a} | | | | | |
| - | ands: | $0 \leq f \leq 255$ | | | | | | |
| Oper | ation: | (f) – (W), skip if (f) > (| | | | | | |
| Statu | s Affected: | None | None | | | | | |
| Enco | ding: | 0110 | 0110 010a ffff ffff | | | | | |
| Desc | ription: | location 'f' t | he contents of o the contents an unsigned s | of the W by | | | | |
| | | contents of instruction i | nts of 'f' are gro WREG, then t s discarded ar stead, making istruction. | he fetched | | | | |
| | | | he Access Bar he BSR is use | | | | | |
| | | set is enabl in Indexed I mode when Section 25 Bit-Oriente | nd the extended ed, this instruct Literal Offset A ever $f \le 95$ (5F 2.3 "Byte-Ori d Instructions the Mode" for | tion operates ddressing Fh). See ented and s in Indexed | | | | |
| Word | s: | 1 | | | | | | |
| Cycle | 2S: | | ycles if skip ar a 2-word instru | | | | | |
| QC | ycle Activity: | 0.0 | | <u>.</u> | | | | |
| 1 | Q1 Decode | Q2 Bood | Q3 Process | Q4 No | | | | |
| | Decode | Read register 'f' | Data | operation | | | | |
| lf sk | ip: | regiotor i | 244 | operation | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | No | No | No | No | | | | |
| الا مار | operation | operation | operation | operation | | | | |
| II SK | ip and followed Q1 | Q2 | Q3 | Q4 | | | | |
| 1 | No | No | No | No | | | | |
| | operation | operation | operation | operation | | | | |
| | No | No | No | No | | | | |
| | operation | operation | operation | operation | | | | |
| <u>Exan</u> | <u>iple:</u> | HERE NGREATER GREATER | CPFSGT RE : : | G, 0 | | | | |
| | Before Instruc | tion | | | | | | |
| | PC W | = Ad = ? | dress (HERE) |) | | | | |
| | vv After Instructic | • | | | | | | |
| | If REG | > W; | | | | | | |
| | PC If REG | = Ad ≤ W; | dress (GREA | TER) | | | | |
| | PC | | dress (NGREA | ATER) | | | | |

| CPF | SLT | Compare f | Compare f with W, Skip if f < W | | | | | |
|------------------------------|------------------|----------------------------|---|-------------------------------------|--|--|--|--|
| Synta | ax: | CPFSLT | f {,a} | | | | | |
| Oper | ands: | $0 \leq f \leq 255$ | $0 \le f \le 255$ | | | | | |
| | | a ∈[0,1] | a ∈ [0,1] | | | | | |
| Oper | ation: | (f) - (W), | | | | | | |
| | | • • • • • | skip if (f) < (W) | | | | | |
| 01-1 | | | (unsigned comparison) | | | | | |
| | IS Affected: | | None | | | | | |
| Enco | oding: | 0110 | 000a ff: | | | | | |
| Desc | pription: | location 'f' | Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. | | | | | |
| | | contents of instruction | nts of 'f' are le 'W, then the fe is discarded an istead, making instruction. | etched nd a NOP is | | | | |
| | | | he BSR is use | nk is selected. In to select the | | | | |
| Word | ds: | 1 | | | | | | |
| Cycle | es: | 1(2) | | | | | | |
| - , - | | () | ycles if skip an | nd followed | | | | |
| | | by | a 2-word instru | uction. | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | Decode | Read register 'f' | Process Data | No operation | | | | |
| lf sk | | regiotor i | Dulu | oporation | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | No | No | No | No | | | | |
| | operation | operation | operation | operation | | | | |
| lf sk | ip and followe | d by 2-word in | struction: | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | No | No | No | No | | | | |
| | operation No | operation No | operation No | operation No | | | | |
| | operation | operation | operation | operation | | | | |
| | | - F | | | | | | |
| <u>Exar</u> | nple: | NLESS | CPFSLT REG, : | 1 | | | | |
| LESS : Before Instruction | | | | | | | | |
| | PC | | dress (HERE |) | | | | |
| | W | = ? | , | | | | | |
| | After Instructio | on < W | | | | | | |
| | PC | = Ac | dress (LESS |) | | | | |
| | If REG PC | ≥ W = Ac | ; dress (NLES | S) | | | | |
| | .0 | | | ~, | | | | |
| | | | | | | | | |

| DAW | Decimal A | djust W Regis | ster | DECF | Decrement | t f | | |
|---|-------------------------------|----------------------------------|------------|--|---|---|--------------|--|
| Syntax: | DAW | | | Syntax: | DECF f{,c | 1 {,a}} | | |
| Operands: | None | | | Operands: | $0 \le f \le 255$ | | | |
| Operation: | | > 9] or [DC = 1 + 6 → W<3:0>; | | | d ∈ [0,1] a ∈ [0,1] | | | |
| | else, | | | Operation: | (f) – 1 \rightarrow dest | | | |
| | (W<3:0>) - | → W<3:0>; | | Status Affected: Encoding: | C, DC, N, C | DV, Z | | |
| | lf [W<7:4> | > 9] or [C = 1] | then, | | 0000 | 01da ff | ff ffi | |
| | (W<7:4>) + C = 1, else, | + 6 → W<7:4>; | | Description: | Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. | | | |
| | (W<7:4>) - | → W<7:4> | | | lf 'a' is '0', t | he Access Ba | nk is selec | |
| Status Affected: C | | | | | lf 'a' is '1', t GPR bank. | he BSR is use | ed to select | |
| Encoding: 0000 0000 0000 0111 | | | | | | | | |
| Description: DAW adjusts the eight-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result. | | addition of two BCD format) | | set is enabl in Indexed mode wher Section 25 | nd the extend ed, this instru Literal Offset a lever f ≤ 95 (5 .2.3 "Byte-Or ed Instruction | ction opera Addressing Fh). See riented and | | |
| Words: | 1 | | | | | set Mode" for | | |
| Cycles: | 1 | | | Words: | 1 | | | |
| Q Cycle Activity | <u>/:</u> | | | Cycles: | 1 | | | |
| Q1 | Q2 | Q3 | Q4 | Q Cycle Activity: | | | | |
| Decode | Read register W | Process Data | Write W | Q1 | Q2 | Q3 | Q4 | |
| | | | ļ] | Decode | Read | Process | Write to | |
| Example 1: | DAW | | | | register 'f' | Data | destinatio | |
| Before Instr | | | | Example: | DECF | CNT, 1, 0 | 1 | |
| W C | = A5h = 0 | | | Before Instru | | 2, 2, 0 | | |
| DC | = 0 | | | CNT | = 01h | | | |
| After Instruc W | = 05h | | | Z | = 0 | | | |
| Ċ | = 1 | | | After Instruct | | | | |
| DC | = 0 | | | CNT Z | = 00h = 1 | | | |
| Example 2: | | | | | | | | |
| Before Instr | | | | | | | | |
| W C | = CEh = 0 | | | | | | | |
| DC | = 0 | | | | | | | |
| After Instruc | | | | | | | | |
| W C | = 34h = 1 | | | | | | | |
| | | | | | | | | |

| DEC | FSZ | Decrement | Decrement f, Skip if 0 | | | | | |
|--------------------------------|--|---|--|---|--|--|--|--|
| Synta | ax: | DECFSZ f | DECFSZ f {,d {,a}} | | | | | |
| Oper | ands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | d ∈ [0,1] | | | | | |
| Oper | ation: | ., | $(f) - 1 \rightarrow dest,$ skip if result = 0 | | | | | |
| Statu | is Affected: | None | | | | | | |
| Enco | oding: | 0010 | 11da ff | ff ffff | | | | |
| Desc | cription: | decremente placed in W | The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. | | | | | |
| | | which is alread | is '0', the nex eady fetched s executed in le instruction. | | | | | |
| | | , | | nk is selected. ed to select the | | | | |
| | | set is enable in Indexed I mode when Section 25 | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| | | | | | | | | |
| Word | ls: | | | | | | | |
| Cycle | | Literal Offs 1 1(2) Note: 3 cy | | details. | | | | |
| Cycle | es: ycle Activity: Q1 | Literal Offs 1 1(2) Note: 3 cy by a Q2 | cles if skip ar 2-word instru | details. ad followed action. Q4 | | | | |
| Cycle | es: ycle Activity: | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read | cles if skip ar 2-word instru Q3 Process | details. ad followed uction. Q4 Write to | | | | |
| Cycle | es: ycle Activity: Q1 Decode | Literal Offs 1 1(2) Note: 3 cy by a Q2 | cles if skip ar 2-word instru | details. ad followed action. Q4 | | | | |
| Cycle Q C | es: ycle Activity: Q1 Decode | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register f | cles if skip ar 2-word instru Q3 Process | details. ad followed uction. Q4 Write to | | | | |
| Cycle Q C | es: ycle Activity: Q1 Decode | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No | et Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No | details. ad followed uction. Q4 Write to destination Q4 No | | | | |
| Cycle Q C | ycle Activity: Q1 Decode ip: Q1 No operation | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation | et Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No operation | details. ad followed uction. Q4 Write to destination Q4 | | | | |
| Cycle Q C | ycle Activity: Q1 Decode ip: Q1 No operation | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No | et Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No operation | details. ad followed uction. Q4 Write to destination Q4 No | | | | |
| Cycle Q C | ycle Activity: Q1 Decode ip: Q1 No operation ip and followe | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No | cles if skip ar 2-word instru Q3 Process Data Q3 No operation struction: | details. ad followed action. Q4 Write to destination Q4 No operation | | | | |
| Cycle Q C | es: ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation | et Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation | details. d followed uction. Q4 Write to destination Q4 No operation Q4 No operation | | | | |
| Cycle Q C | ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No | et Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No operation struction: Q3 No | details. d followed action. Q4 Write to destination Q4 No operation Q4 No operation | | | | |
| Cycle Q C | ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No | et Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation No | details. d followed uction. Q4 Write to destination Q4 No operation Q4 No operation No | | | | |
| Cycle Q C If sk If sk | ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE CONTINUE | cles if skip ar 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation No operation DECFSZ | details. ad followed uction. Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 1 | | | | |
| Cycle Q C If sk If sk | es: ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE CONTINUE sticn = Address | set Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO | details. ad followed uction. Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 1 | | | | |
| Cycle Q C If sk If sk | ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instructio PC After Instructio | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation d by 2-word ins Q2 No operation HERE CONTINUE stion = Address on = CNT - 1 | set Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO (HERE) | details. ad followed uction. Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 1 | | | | |
| Cycle Q C If sk If sk | es: ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instructor PC After Instruction | Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation d by 2-word ins Q2 No operation HERE CONTINUE store CONTINUE | et Mode" for cles if skip ar 2-word instru Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO (HERE) | A details. A details. A d followed A details. A d followed A details. A d A details. A d A details. A d A details. A details. | | | | |

| DCF | SNZ | Decrement | t f, Skip if not | t 0 | | |
|---|---|--|--|--|--|--|
| Synta | ax: | DCFSNZ | f {,d {,a}} | | | |
| Oper | ands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | | | | |
| Oper | ation: | (f) – $1 \rightarrow de$ skip if resul | | | | |
| Statu | s Affected: | None | | | | |
| Encoding: 0100 11da ffff | | | | | | |
| Description: The contents of r decremented. If 'd' placed in W. If 'd' placed back in re | | | | the result is he result is | | |
| | | instruction discarded a | is not '0', the which is alrea and a NOP is e aking it a two-o | dy fetched is executed | | |
| | | , | | nk is selected. ed to select the | | |
| | | set is enabl in Indexed mode wher Section 25 Bit-Oriente | ed, this instru Literal Offset lever f ≤ 95 (5 . 2.3 "Byte-O i | Fh). See riented and ns in Indexed | | |
| Word | ls: | 1 | | | | |
| Cycle | es: | | ycles if skip a a 2-word instr | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | Decode | Read | Process | Write to | | |
| | | register 'f' | Data | destination | | |
| lf sk | up: Q1 | Q2 | Q3 | Q4 | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| lf sk | ip and followe | d by 2-word in | struction: | | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| | No operation | No operation | No operation | No operation | | |
| <u>Exan</u> | | HERE I | | MP, 1, 0 | | |
| | Before Instruc TEMP | = | ? | | | |
| | After Instructic TEMP If TEMP PC | on = = = | TEMP – 1, 0; Address (| ZERO) | | |
| | If TEMP PC | ≠ = | 0; Address (| | | |

| GOT | 0 | Uncondition | onal Brai | nch | | |
|-------|---|---|-------------------------------------|-------------------------|----------------|--|
| Synta | ax: | GOTO k | | | | |
| Opera | ands: | $0 \le k \le 104$ | 8575 | | | |
| Opera | ation: | $k \rightarrow PC<20$ | D:1> | | | |
| Statu | s Affected: | None | | | | |
| | ding: ord (k<7:0>) vord(k<19:8>) | 1110 1111 | 1111 k ₁₉ kkk | k ₇ k kkk | | kkkk ₀ kkkk ₈ |
| Desci | ription: | GOTO allow anywhere v range. The PC<20:1>. instruction. | within enti 20-bit va GOTO is | ire 2-N lue 'k' | 1byte is Ic | e memory aded into |
| Word | s: | 2 | | | | |
| Cycle | es: | 2 | | | | |
| QC | ycle Activity: | | | | | |
| - | Q1 | Q2 | Q3 | | | Q4 |
| | Decode | Read literal 'k'<7:0>, | No operat | | 'k' | ad literal <19:8>, ite to PC |
| | No | No | No | | | No |
| | operation | operation | operat | ion | ор | eration |
| Exam | n <u>ple:</u> After Instructio PC = | | RE HERE) | | | |

| INCF | Increment | f | | |
|--|--|--|---|--|
| Syntax: | INCF f{,c | d {,a}} | | |
| Operands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | | |
| Operation: | (f) + 1 \rightarrow d | est | | |
| Status Affected: | C, DC, N, | OV, Z | | |
| Encoding: | 0010 | 10da | ffff | ffff |
| Description: | The conten incremente placed in V placed bac | ed. If'd'is V. If'd'is | '0', the '1', the | result is |
| | | he BSR i | | is selected. o select the |
| | If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente Literal Offs | led, this i Literal Of never f ≤ 5 5.2.3 "By ed Instru | nstructio fset Ado 95 (5Fh te-Orier ctions i | on operates dressing). See nted and n Indexed |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read register 'f' | Proce Data | | Write to lestination |
| Example: | INCF | CNT, | 1, 0 | |
| Before Instruct CNT Z DC After Instructio CNT Z C DC | = FFh = 0 = ? = ? | | | |

| | SZ | Increment | f, Skip if 0 | |
|-------|---|--|--|--|
| Synta | ax: | INCFSZ f | {,d {,a}} | |
| | ands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | |
| Oper | ation: | (f) + $1 \rightarrow de$ skip if result | | |
| Statu | s Affected: | None | | |
| Enco | oding: | 0011 | 11da ff | ff ffff |
| | pription: | The content incremented placed in W | ts of register 'f d. If 'd' is '0', t '. If 'd' is '1', th c in register 'f', | " are he result is he result is |
| | | which is alread | is '0', the nex eady fetched i s executed ins le instruction. | |
| | | | | nk is selected. d to select the |
| | | set is enablin Indexed I mode when Section 25. Bit-Oriente | nd the extended ed, this instruc- Literal Offset A ever $f \le 95$ (5 2.3 "Byte-Or d Instruction set Mode" for | ction operates Addressing Fh). See iented and s in Indexed |
| Word | ls: | 1 | | |
| Cycle | es: | | ycles if skip a a 2-word instr | |
| 00 | ycle Activity: | | | |
| QU | yolo / totivity. | | | |
| QU | Q1 | Q2 | Q3 | Q4 |
| QU | | Read | Process | Write to |
| | Q1 Decode | | - | |
| lf sk | Q1 Decode ip: | Read register 'f' | Process Data | Write to destination |
| | Q1 Decode | Read register 'f' Q2 | Process | Write to |
| | Q1 Decode ip: Q1 | Read register 'f' | Process Data Q3 | Write to destination Q4 |
| lf sk | Q1 Decode ip: Q1 No operation | Read register 'f' Q2 No | Process Data Q3 No operation | Write to destination Q4 No |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 | Read register 'f' Q2 No operation d by 2-word ins Q2 | Process Data Q3 No operation struction: Q3 | Write to destination Q4 No |
| lf sk | Q1 Decode ip: Q1 No operation ip and follower Q1 No | Read register 'f' Q2 No operation d by 2-word ins Q2 No | Process Data Q3 No operation struction: Q3 No | Write to destination Q4 No operation Q4 No |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 No operation | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation | Process Data Q3 No operation struction: Q3 No operation | Write to destination Q4 No operation Q4 No operation |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No | Process Data Q3 No operation struction: Q3 No operation No | Write to destination Q4 No operation Q4 No operation No |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 No operation | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation | Process Data Q3 No operation struction: Q3 No operation | Write to destination Q4 No operation Q4 No operation |
| lf sk | Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation | Process Data Q3 No operation struction: Q3 No operation No operation | Write to destination Q4 No operation Q4 No operation No |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation nple: Before Instruc | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE E NZERO E ZERO | Process Data Q3 No operation struction: Q3 No operation No operation | Write to destination Q4 No operation Q4 No operation No operation |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation nple: Before Instruct PC After Instruction | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE ZERO tion = Address | Process Data Q3 No operation struction: Q3 No operation No operation | Write to destination Q4 No operation Q4 No operation No operation |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation No operation Mo operation PC After Instructio CNT If CNT | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE ZERO = Address on = CNT + 1 | Process Data Q3 No operation struction: Q3 No operation No operation | Write to destination Q4 No operation Q4 No operation No operation |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation No operation Mo operation After Instruction CNT If CNT PC | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation HERE NZERO ZERO a Address on = CNT + 1 = Address | Process Data Q3 No operation struction: Q3 No operation No operation | Write to destination Q4 No operation Q4 No operation No operation |
| lf sk | Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation No operation Mo operation PC After Instructio CNT If CNT | Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE ZERO = Address on = CNT + 1 | Process Data Q3 No operation struction: Q3 No operation No operation | Write to destination Q4 No operation Q4 No operation No operation |

| INFS | SNZ | Increment | f, Skip if not (|) |
|---------|---|---|---|--|
| Synt | ax: | INFSNZ f | {,d {,a}} | |
| Oper | rands: | $0 \leq f \leq 255$ | | |
| | | $d \in [0, 1]$ | | |
| | | a ∈[0,1] | | |
| Oper | ration: | (f) + 1 \rightarrow de skip if result | | |
| Statu | us Affected: | None | | |
| Enco | oding: | 0100 | 10da ffi | f fff |
| Desc | cription: | The content | ts of register 'f | ' are |
| | | incremented placed in W | d. If 'd' is '0', tł /. If 'd' is '1', th ‹ in register 'f'. | ne result is |
| | | If the result instruction v discarded a instead, ma | is not '0', the which is alread nd a NOP is e> king it a two-c | ly fetched is recuted |
| | | instruction. | | |
| | | | he Access Bar he BSR is use | |
| | | set is enable in Indexed I mode when Section 25 Bit-Oriente | nd the extende ed, this instruc Literal Offset A ever f ≤ 95 (5F .2.3 "Byte-Ori d Instruction set Mode" for | tion operates addressing Th). See ented and s in Indexed |
| Word | de | 1 | | uctans. |
| Cycle | | 1(2) | | |
| C y c . | | Note: 3 cy | cles if skip an a 2-word instru | |
| QC | cycle Activity: | | | - · |
| | Q1 | Q2 | Q3 | Q4 |
| | Decode | Read register 'f' | Process Data | Write to destination |
| lf sk | (in: | register i | Data | destination |
| | Q1 | Q2 | Q3 | Q4 |
| | No | No | No | No |
| | operation | | | |
| | operation | operation | operation | operation |
| lf sk | kip and followe | | | operation |
| lf sk | | | | operation Q4 |
| lf sk | kip and followe Q1 No | d by 2-word ins Q2 No | struction: Q3 No | Q4 No |
| lf sk | kip and followe Q1 No operation | d by 2-word ins Q2 No operation | struction: Q3 No operation | Q4 No operation |
| lf sk | kip and followe Q1 No operation No | d by 2-word ins Q2 No operation No | struction: Q3 No operation No | Q4 No operation No |
| | kip and followe Q1 No operation | d by 2-word ins Q2 No operation No operation | Struction: Q3 No operation No operation | Q4 No operation |
| | Q1 No operation No operation | d by 2-word ins Q2 No operation No operation HERE ZERO NZERO | struction: Q3 No operation No operation | Q4 No operation No operation |
| | ip and followe Q1 No operation No operation nple: Before Instruct | d by 2-word ins Q2 No operation No operation HERE ZERO NZERO stion = Address | struction: Q3 No operation No operation | Q4 No operation No operation |
| | After Instruction | d by 2-word ins Q2 No operation No operation HERE ZERO NZERO Stion = Address on = REG + 2 | struction: Q3 No operation No operation INFSNZ REG | Q4 No operation No operation |
| | After Instruction After Instruction After Instruction Inple: After Instruction After Instruction REG If REG PC | d by 2-word ins Q2 No operation No operation HERE ZERO NZERO * Address on = REG + 2 0; = Address | struction: Q3 No operation No operation INFSNZ REG (HERE) | Q4 No operation No operation |
| | After Instruction Reference of the second se | d by 2-word ins Q2 No operation No operation HERE ZERO NZERO NZERO stion = Address on = REG + ² <i>y</i> | struction: Q3 No operation No operation INFSNZ REG (HERE) 1 (NZERO) | Q4 No operation No operation |

| IORLW | Inclusive | OR Litera | al with W | |
|---------------------------------------|---------------------------------------|---------------|-----------|---------------|
| Syntax: | IORLW k | | | |
| Operands: | $0 \le k \le 255$ | 5 | | |
| Operation: | (W) .OR. k | ightarrow W | | |
| Status Affected: | N, Z | | | |
| Encoding: | 0000 | 1001 | kkkk | kkkk |
| Description: | The conter eight-bit lite in W. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read literal 'k' | Proce Data | | Vrite to W |
| | | Data | 4 | vv |
| Example: | IORLW | 35h | | |
| Before Instru W After Instructi | = 9Ah | | | |

| ter instruct | lion | |
|--------------|------|-----|
| W | = | BFh |

| IORWF | Inclusive C | R W wit | th f | |
|-------------------|---|--|--|--|
| Syntax: | IORWF f | {,d {,a}} | | |
| Operands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | | |
| Operation: | (W) .OR. (f) | \rightarrow dest | | |
| Status Affected: | N, Z | | | |
| Encoding: | 0001 | 00da | ffff | ffff |
| Description: | Inclusive O '0', the resu the result is | lt is plac | ed in W | . If 'd' is '1', |
| | If 'a' is '0', ti If 'a' is '1', ti GPR bank. | | | is selected. to select the |
| | If 'a' is '0' a set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs | ed, this i ₋iteral Of ever f ≤ .2.3 "By d Instru | nstructio ffset Ado 95 (5Fh te-Orier ctions i | on operates dressing). See nted and in Indexed |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read register 'f' | Proce Data | | Write to lestination |
| Example: | IORWF RE | ESULT, | | |

| ampie. | 10 | LML |
|------------------|------|-----|
| Before Instruct | tion | |
| RESULT | = | 13h |
| W | = | 91h |
| After Instructio | n | |
| RESULT | = | 13h |
| W | = | 93h |

| LFSF | र | Load FSR | | | | | |
|------------------|--|---|---------------|---------------------------|---|--|--|
| Synta | ax: | LFSR f, k | | | | | |
| Oper | ands: | $\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$ | 95 | | | | |
| Oper | ation: | $k\toFSRf$ | | | | | |
| Status Affected: | | None | None | | | | |
| Enco | ding: | 1110 1111 | 1110 0000 | 00f: k ₇ kk | | | |
| Desc | ription: | The 12-bit file select r | | | | | |
| Word | ls: | 2 | | | | | |
| Cycle | es: | 2 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | |
| | Decode | Read literal 'k' MSB | Proce Data | | Write literal 'k' MSB to FSRfH | | |
| | Decode | Read literal 'k' LSB | Proce Data | | Write literal k' to FSRfL | | |
| <u>Exan</u> | <u>nple:</u> After Instructio FSR2H FSR2L | LFSR 2, on = 03 = AE | lh | | | | |

| MOVF | Move f | | | |
|------------------------------|---|---|--|--|
| Syntax: | MOVF f{, | d {,a}} | | |
| Operands: | $0 \le f \le 255$ d $\in [0, 1]$ a $\in [0, 1]$ | | | |
| Operation: | $f \to dest$ | | | |
| Status Affected: | N, Z | | | |
| Encoding: | 0101 | 00da | ffff | ffff |
| Description: | The content a destinatio status of 'd' placed in W placed back can be anyw 256-byte ba | n depend . If 'd' is ' . If 'd' is c in regist where in | dent upo 0', the re '1', the r ter 'f'. Lo | n the esult is esult is |
| | lf 'a' is '0', tl If 'a' is '1', tl GPR bank. | | | |
| | If 'a' is '0' and set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs | ed, this in _iteral Of ever f ≤ 9 .2.3 "Byt d Instrue | nstructio fset Add 95 (5Fh) te-Orien ctions in | n operates ressing . See ted and n Indexed |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read register 'f' | Proce: Data | | Write W |
| Example: | MOVF RE | IG, 0, | 0 | |
| Before Instruc REG W | tion = 22 = FF | | | |
| After Instructio REG W | on = 22 = 22 | | | |

| Move f to f | | | |
|---|---|--|---|
| MOVFF f _s | ,f _d | | |
| | | | |
| $(f_s) \to f_d$ | | | |
| None | | | |
| 1100 1111 | ffff ffff | ffff ffff | ffff _s ffff _d |
| moved to d Location of in the 4096 FFFh) and | estinatior source 'f -byte data location c | register ³ can be a space (0 of destinat | ʻf _d '. anywhere 000h to tion ʻf _d ' |
| | | | an be W |
| transferring peripheral r | a data m egister (s | emory loo uch as th | cation to a |
| PCL, TOSL | J, TOSH (| | |
| 2 | | | |
| 2 | | | |
| | | | |
| Q2 | Q3 | | Q4 |
| Read register 'f' (src) | | - | No peration |
| No operation No dummy | No operati | on re | Write gister 'f' (dest) |
| | $\begin{array}{c} \text{MOVFF} f_{s} \\ 0 \leq f_{s} \leq 409 \\ 0 \leq f_{d} \leq 409 \\ 0 \leq f_{d} \leq 409 \\ \text{(}f_{s}) \rightarrow f_{d} \\ \text{None} \\ \hline \\ \hline \\ 1100 \\ 1111 \\ \hline \\ \text{The conten} \\ \hline \\ \text{moved to d} \\ \text{Location of} \\ \text{in the 4096} \\ \text{FFFh} \\ \text{and} \\ \text{can also be} \\ \text{FFFh} \\ \text{and} \\ \text{can also be} \\ \text{FFFh} \\ \text{Either sourr} \\ \text{(a useful sp} \\ \text{MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \text{peripheral } r \\ \hline \\ \text{buffer or an} \\ \hline \\ \text{The MOVFF is pitransferring} \\ \hline \\ \text{peripheral } r \\ \hline \\ \text{buffer or an} \\ \hline \\ \text{buffer or an} \\ \hline \\ \hline \\ \ \\ \text{buffer or an} \\ \hline \\ \hline \\ \ \\ \ \\ \ \\ \ \\ \ \\ \ \\ \ \\ \$ | $\begin{array}{c c} MOVFF & f_s, f_d \\ 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \\ 0 \leq f_d \leq 4095 \\ (f_s) \rightarrow f_d \\ \hline None \\ \hline \\ \hline \\ \hline \\ 1100 & \mathrm{ffff} \\ 1111 & \mathrm{ffff} \\ \hline \\ The contents of source \\ rote \\ total \\ t$ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ |

| Syntax: | MOVLW k | | | |
|------------------------------|--|---------------------|-----------|--------------------------------|
| Operands: | $0 \le k \le 255$ | | | |
| Operation: | $k \to BSR$ | | | |
| Status Affected: | None | | | |
| Encoding: | 0000 | 0001 | kkkk | kkkk |
| | Bank Selec of BSR<7:4 regardless | > always | s remains | ' 0' |
| Worde: | 1 | | | |
| Words: | 1 | | | |
| Cycles: Q Cycle Activity: | 1 | 03 | ł | 04 |
| Cycles: | • | Q3 Proce Data | ss W | Q4 rite literal 2 to BSR |

05h

After Instruction

BSR Register =

| Before Instruction | | |
|--------------------|---|-----|
| REG1 | = | 33h |
| REG2 | = | 11h |
| After Instruction | | |
| REG1 | = | 33h |
| REG2 | = | 33h |

| моу | 'LW | Move Lite | ral to W | | | |
|-------|----------------|---------------------|---------------|-----------|------------|-------|
| Synta | ax: | MOVLW | k | | | |
| Oper | ands: | $0 \le k \le 25$ | 5 | | | |
| Oper | ation: | $k\toW$ | | | | |
| Statu | is Affected: | None | | | | |
| Enco | oding: | 0000 | 1110 | kkk! | k k | kkk |
| Desc | ription: | The eight- | bit literal ' | k' is loa | aded ir | to W. |
| Word | ls: | 1 | | | | |
| Cycle | es: | 1 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q3 | 6 | Q | 4 |
| | Decode | Read literal 'k' | Proce Data | | Write W | |
| | | | | | | |
| Exan | nple: | MOVLW | 5Ah | | | |

After Instruction W

=

5Ah

| MOVWF | Move W to | f | | |
|--|---|---|--|--|
| Syntax: | MOVWF | f {,a} | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | |
| Operation: | $(W) \to f$ | | | |
| Status Affected: | None | | | |
| Encoding: | 0110 | 111a | ffff | ffff |
| Description: | Move data Location 'f' 256-byte ba | can be ar | • | |
| | If 'a' is '0', t If 'a' is '1', t GPR bank. | | | |
| | If 'a' is '0' a set is enabl in Indexed mode wher Section 25 Bit-Oriente Literal Offs | ed, this in Literal Off never f ≤ 9 .2.3 "Byte ed Instruc | structions set Add 5 (5Fh) e-Orient ctions i | on operates dressing). See nted and n Indexed |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read register 'f' | Proces Data | - | Write register 'f' |
| <u>Example:</u> Before Instruct W REG | | REG, O | | |

= = 4Fh 4Fh

After Instruction

W REG

| MULLW | Multiply Li | iteral with W | | | |
|--|---|--|---------------------------------------|--|--|
| Syntax: | MULLW | k | | | |
| Operands: | $0 \le k \le 255$ | 5 | | | |
| Operation: | (W) x k \rightarrow | PRODH:PRO | DL | | |
| Status Affected: | None | | | | |
| Encoding: | 0000 | 1101 kk | kk kkkk | | |
| Description: | out betwee 8-bit literal placed in P | An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. | | | |
| | W is uncha | inged. | | | |
| | None of the | e Status flags | are affected. | | |
| | Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected. | | | | |
| Words: 1 | | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| Q1 | Q2 | Q3 | Q4 | | |
| Decode | Read literal 'k' | Process Data | Write registers PRODH: PRODL | | |
| Example: | MULLW | 0C4h | | | |
| Before Instru W PRODH PRODL After Instructi W PRODH PRODL | = E2 = ? = ? on = E2 | 2h Dh | | | |

| MULWF | Multiply W w | ith f | | |
|-------------------|---|--|---|--|
| Syntax: | MULWF f{, | a} | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | |
| Operation: | $(W) \mathrel{x} (f) \to PF$ | RODH:PRODL | - | |
| Status Affected: | None | | | |
| Encoding: | 0000 | 01a fff | f ffff | |
| Description: | An unsigned r between the c register file loc stored in the F pair. PRODH W and 'f' are c | contents of W cation 'f'. The PRODH:PROE contains the h | and the 16-bit result)L register | |
| | None of the S | tatus flags are | affected. | |
| | Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected. | | | |
| | If 'a' is '0', the 'a' is '1', the B GPR bank. | Access Bank SR is used to | | |
| | is enabled, thi Indexed Litera whenever f ≤ 9 Section 25.2. Bit-Oriented | 95 (5Fh). See | perates in essing mode nted and in Indexed | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | Q4 | |
| Decode | Read register 'f' | Process Data | Write registers PRODH: PRODL | |
| Example: | MULWF | REG, 1 | | |
| Before Instru | ction | | | |
| W REG PRODH | = C4 = B5 = ? | | | |

| NEGF | Negate f |
|-------------------|--|
| Syntax: | NEGF f {,a} |
| Operands: | $0 \le f \le 255$ a $\in [0, 1]$ |
| Operation: | $(\overline{f}) + 1 \rightarrow f$ |
| Status Affected: | N, OV, C, DC, Z |
| Encoding: | 0110 110a ffff ffff |
| Description: | Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. |
| | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. |
| | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. |
| Words: | 1 |
| Cycles: | 1 |
| Q Cycle Activity: | |

| _ | Q1 | Q2 | Q3 | Q4 |
|---|--------|--------------|---------|--------------|
| ſ | Decode | Read | Process | Write |
| | | register 'f' | Data | register 'f' |

| Example: | NEGF | REG, | 1 |
|----------|------|------|---|
|----------|------|------|---|

| Before Instruction | on | | | |
|--------------------|----|------|------|-------|
| REG : | = | 0011 | 1010 | [3Ah] |
| After Instruction | | | | |
| REG : | = | 1100 | 0110 | [C6h] |

| NOP | | No Operat | ion | | | |
|-------|----------------|-----------------|--------------|------------|----|---------------|
| Synta | ax: | NOP | | | | |
| Oper | ands: | None | | | | |
| Oper | ation: | No operati | on | | | |
| Statu | is Affected: | None | | | | |
| Enco | oding: | 0000 1111 | 0000 xxxx | 000 xxx | - | 0000 xxxx |
| Desc | ription: | No operati | on. | | | |
| Word | ls: | 1 | | | | |
| Cycle | es: | 1 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q | 3 | | Q4 |
| | Decode | No operation | No operat | | ор | No eration |

Example:

None.

| POP | | Рор Тор о | Pop Top of Return Stack | | | | |
|---|-------------------------------|--|-------------------------|------------------|----|---------------|--|
| Synta | ax: | POP | | | | | |
| Oper | ands: | None | | | | | |
| Oper | ation: | $(TOS) \rightarrow b$ | it bucket | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 0000 | 0000 | 000 | 0 | 0110 | |
| Desc | ription: | The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack. | | | | | |
| Word | ls: | 1 | | | | | |
| Cycle | es: | 1 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q | 3 | | Q4 | |
| | Decode | No operation | POP 1 valu | | ор | No eration | |
| <u>Exan</u> | nple: | POP GOTO | NEW | | | | |
| Before Instruction TOS Stack (1 level down) | | | |)031A2)14332 | | | |
| | After Instructio TOS PC | n | - |)14332 NEW | ?h | | |

| PUSH | | Push Top o | Push Top of Return Stack | | | | |
|--|-----------------------------|--|---|-------------------------|----|---------------|--|
| Syntax: | | PUSH | PUSH | | | | |
| Operands: | | None | None | | | | |
| Operation: | | $(PC + 2) \rightarrow$ | $(PC + 2) \rightarrow TOS$ | | | | |
| Status Affected: | | None | None | | | | |
| Encoding: | | 0000 | 0000 | 000 | 0 | 0101 | |
| Description: | | the return s value is pus This instruc software sta | The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack. | | | | |
| Words: | | 1 | | | | | |
| Cycles: | | 1 | | | | | |
| Q Cycle Activity: | | | | | | | |
| | Q1 | Q2 | | Q3 | | Q4 | |
| | Decode | PUSH PC + 2 onto return stack | No operation | | ор | No eration | |
| Example: PUSH | | | | | | | |
| | Before Instruc TOS PC | tion | = = | 345Ah 0124h | | | |
| After Instruction PC TOS Stack (1 level down) | | | = = = | 0126h 0126h 345Ah | | | |

| RCA | LL | Relative Ca | all | | | | | |
|-------|----------------|---|--|---------|------------|--|--|--|
| Synta | ax: | RCALL n | | | | | | |
| Oper | ands: | -1024 ≤ n ≤ | 1023 | | | | | |
| Oper | ation: | $(PC) + 2 \rightarrow (PC) + 2 + 2$ | - | ; | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 1101 | 1nnn | nnnn | nnnn | | | |
| | ription: | from the cu address (PC stack. Then number '2n have increm instruction, PC + 2 + 2r two-cycle in | Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. | | | | | |
| Word | | 1 | | | | | | |
| Cycle | | 2 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read literal 'n' | Proce Data | •• •• | rite to PC | | | |
| | | PUSH PC to stack | | | | | | |
| | No | No | No | | No | | | |
| | operation | operation | operat | ion I o | peration | | | |

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2)

| RESET | Reset | | | | | | |
|-------------------|--|--|------|-----------|--|--|--|
| Syntax: | RESET | | | | | | |
| Operands: | None | | | | | | |
| Operation: | Reset all registers and flags that are affected by a MCLR Reset. | | | | | | |
| Status Affected: | All | | | | | | |
| Encoding: | 0000 | 0000 | 1111 | . 1111 | | | |
| Description: | | This instruction provides a way to execute a MCLR Reset in software. | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | |
| Decode | Start | No | | No | | | |
| | reset | operati | on | operation | | | |
| Example: | RESET | | | | | | |

| After Instruction | |
|-------------------|-------------|
| Registers = | Reset Value |
| Flags* = | Reset Value |

| RETI | FIE | Return from | m Interrupt | | RET | LW | Return Lite | eral to W | | | |
|---|--------------------|--|------------------------------------|---|-------------|------------------------|--|------------------------------------|---------------------------|--|--|
| Synta | ax: | RETFIE { | \$} | | Synt | ax: | RETLW k | | | | |
| Oper | ands: | S ∈ [0, 1] | | Oper | ands: | $0 \le k \le 255$ | $0 \le k \le 255$ | | | | |
| Oper | ation: | (TOS) \rightarrow PC, 1 \rightarrow GIE/GIEH or PEIE/GIEL; if s = 1, | | Oper | ation: | · · · | $k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged | | | | |
| | | $(WS) \rightarrow W,$ | \rightarrow STATUS, | | Statu | is Affected: | None | None | | | |
| | | (STATUSS) (BSRS) \rightarrow | | | Enco | oding: | 0000 | 1100 kk | kk kkkk | | |
| | | · · · | CLATH are ur | nchanged | Desc | ription: | W is loaded | I with the eigh | nt-bit literal 'k'. | | |
| Statu | s Affected: | GIE/GIEH, | PEIE/GIEL. | | | | 1 0 | | baded from the | | |
| | oding: | 0000 | 000 0000 | |] | | The high ac | tack (the retui Idress latch (I | , | | |
| Desc | cription: | | n interrupt. Sta Stack (TOS) is | | 10/ | | remains un | changed. | | | |
| | | the PC. Inte | errupts are ena | abled by | Word | | 1 | | | | |
| | | 0 | er the high or l | ow-priority | Cycle | | 2 | | | | |
| | | • | the shadow re | | QC | ycle Activity: | 02 | 02 | 04 | | |
| | | | and BSRS are | | | Q1 Decode | Q2 Read | Q3 Process | Q4 POP PC | | |
| | | STATUS ar | | 0, no update | | Decode | literal 'k' | Data | from stack, write to W | | |
| 14/2 42 | | | gisters occurs. | | | No | No | No | No | | |
| Word | | 1 | | | | operation | operation | operation | operation | | |
| Cycle | | 2 | | | _ | | | | | | |
| QC | ycle Activity: | Q2 | 02 | Q4 | <u>Exar</u> | <u>nple:</u> | | | | | |
| | Q1 Decode | No operation | Q3 No operation | POP PC from stack Set GIEH or GIEL | | | ; W conta: ; offset v ; W now ha ; table va | value as | | | |
| | No | No | No | No | TABI | : LE | | | | | |
| | operation | operation | operation | operation | | ADDWF PCL RETLW k0 | ; W = offs ; Begin ta | | | | |
| <u>Exan</u> | <u>nple:</u> | RETFIE | 1 | | | RETLW kl | ; | | | | |
| After Interrupt PC = TOS W = WS BSR = BSRS | | | | RETLW kn | ; End of t | able | | | | | |
| | STATUS GIE/GIEI | H, PEIE/GIEL | = STATL = 1 | 000 | | Before Instruc | | | | | |
| | | | | | | W After Instruction | = 07h | | | | |
| | | | | | | W | = value of | ^r kn | | | |

| RET | RETURN Return from Subroutine | | | | | | | |
|-------------|-------------------------------|---|--|---|--|--|--|--|
| Synta | ax: | RETURN | {s} | | | | | |
| Oper | ands: | S ∈ [0,1] | S ∈ [0, 1] | | | | | |
| Oper | ation: | $(TOS) \rightarrow PC;$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged | | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 0000 | 0000 | 0001 | 001s | | | |
| | | popped and is loaded in 's'= 1, the of registers W loaded into registers W 's' = 0, no of occurs. | nto the procontents (S, STAT) (their cor (, STATU | ogram c of the sh JSS and respond S and B | ounter. If adow BSRS are ling SR. If | | | |
| Word | IS: | 1 | | | | | | |
| Cycle | es: | 2 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q | 5 | Q4 | | | |
| | Decode | No operation | Proce Data | | POP PC rom stack | | | |
| | No | No | No | | No | | | |
| | operation | operation | operat | ion | operation | | | |
| <u>Exan</u> | <u>nple:</u> | RETURN | | | | | | |

After Instruction: PC = TOS

| RLCF | Rotate Left f through Carry | | | | | |
|---|--|--|--|--|--|--|
| Syntax: | RLCF f {,d {,a}} | | | | | |
| Operands: | $0 \le f \le 255$ | | | | | |
| | $d \in [0, 1]$ $a \in [0, 1]$ | | | | | |
| Operation: | $(f) \rightarrow dest,$ | | | | | |
| | $(f<7>) \rightarrow C,$ (C) $\rightarrow dest<0>$ | | | | | |
| Status Affected: | C, N, Z | | | | | |
| Encoding: | 0011 01da ffff ffff | | | | | |
| Description: The contents of register 'f' are rotate one bit to the left through the Carry f If 'd' is '0', the result is placed in W. is '1', the result is stored back in regi 'f'. | | | | | | |
| If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. | | | | | | |
| | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates | | | | | |
| | GPR bank. If 'a' is '0' and the extended instruction | | | | | |
| | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed | | | | | |
| | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Words: | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. C register f | | | | | |
| Cycles: | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. C register f | | | | | |
| Cycles: Q Cycle Activity: | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. 1 1 | | | | | |
| Cycles: Q Cycle Activity: Q1 | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. 1 1 2 2 2 2 2 2 3 2 4 2 2 2 2 2 2 2 2 2 2 2 2 2 | | | | | |
| Cycles: Q Cycle Activity: Q1 Decode | GPR bank.If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressingmode whenever $f \le 95$ (5Fh). SeeSection 25.2.3 "Byte-Oriented andBit-Oriented Instructions in IndexedLiteral Offset Mode" for details.Cregister f1112Q3Q2Q3Q4ReadProcessWrite todestination | | | | | |
| Cycles: Q Cycle Activity: Q1 Decode Example: | GPR bank.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. $\[\] C \] \] \] C \] \] C \] C \] C \] $ | | | | | |
| Cycles: Q Cycle Activity: Q1 Decode | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. C register f 1 1 Q2 Q3 Q4 Read Process Write to register 'f' Data destination RLCF REG, 0, 0 ction = 1110 0110 = 0 | | | | | |

| RLNCF | Rotate Left f (No Carry) |) | RRCF | Rotate Rig | ht f through (| Carry | |
|-------------------|---|------------------|-------------------|--|--|--------------------------------|--|
| Syntax: | RLNCF f {,d {,a}} | | Syntax: | RRCF f{, | d {,a}} | | |
| Operands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | Operands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | | | |
| Operation: | $(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow dest < 0 >$ | | Operation: | $(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$ | , | | |
| Status Affected: | N, Z | | | $(C) \rightarrow dest$ | | | |
| Encoding: | 0100 01da ff | ff ffff | Status Affected: | C, N, Z | | | |
| Description: | The contents of register | 'f' are rotated | Encoding: | 0011 | 00da ff | ff ffff | |
| | one bit to the left. If 'd' is is placed in W. If 'd' is '1 stored back in register 'f | ', the result is | Description: | one bit to th flag. If 'd' is | ts of register 'in the right throug '0', the result is the result is pla | h the Carry is placed in W. | |
| | If 'a' is '0', the Access Ba If 'a' is '1', the BSR is use | | | register 'f'. | ne result is pie | | |
| | GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | , | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. | | |
| | | | | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | |
| | | | | | | | |
| Words: | 1 | | | - 0 | legiste | | |
| Cycles: | 1 | | Words: | 1 | | | |
| Q Cycle Activity: | | | Cycles: | 1 | | | |
| Q1 | Q2 Q3 | Q4 | , , | 1 | | | |
| Decode | Read Process | Write to | Q Cycle Activity: | 02 | 02 | 04 | |
| | register 'f' Data | destination | Q1 Decode | Q2 Read | Q3 Process | Q4 Write to | |
| Example: | RLNCF REG, 1, | 0 | Decode | register 'f' | Data | destination | |
| Before Instruc | tion | | | | | | |
| REG | = 1010 1011 | | Example: | RRCF | REG, 0, | 0 | |
| After Instruction | on | | Before Instruc | tion | | | |
| REG | = 0101 0111 | | REG C | = 1110 C = 0 | 110 | | |
| | | | After Instruction | | | | |
| | | | REG W C | = 1110 0 = 0111 0 = 0 | | | |

| RRNC | F | Rotate R | ight f (No | Carry |) |
|-------------|------------------------------|--|---|---|---|
| Syntax | (: | RRNCF | f {,d {,a}} | | |
| Opera | nds: | 0≤f≤25 d∈[0,1] a∈[0,1] | | | |
| Opera | tion: | $(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$ | dest <n –<br="">dest<7></n> | 1>, | |
| Status | Affected: | N, Z | | | |
| Encod | ing: | 0100 | 00da | fff | f ffff |
| Descri | ption: | one bit to is placed | the right. | lf 'd' is ' is '1', | ' are rotated '0', the result the result is |
| | | selected, | n the bank | the B | nk will be SR value. If 'a' e selected as |
| | | set is ena in Indexed mode who Section 2 Bit-Orien | bled, this d Literal C enever f ≤ 2 5.2.3 "By | instruct offset A 95 (5F ofference o | ented and s in Indexed |
| | | Г | ► r | egister | f |
| Words | : | 1 | | | |
| Cycles | | 1 | | | |
| • | cle Activity: | | | | |
| , | Q1 | Q2 | Q | 3 | Q4 |
| | Decode | Read register 'f' | Proce Dat | | Write to destination |
| | | | | | |
| Exam | | RRNCF | REG, 1 | , 0 | |
| | efore Instruc REG | = 1101 | 0111 | | |
| A | fter Instructio REG | | 1011 | | |
| <u>Exam</u> | <u>ole 2:</u> | RRNCF | REG, 0 | , 0 | |
| В | efore Instruc | tion | | | |
| Δ | W REG .fter Instructio | | 0111 | | |
| | W REG | | 1011 0111 | | |

| SETF | Set f | | | |
|--|--|--|-----------------------------------|--|
| | | <u>,</u> | | |
| Syntax: | SETF f{,a | 1} | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | |
| Operation: | $FFh\tof$ | | | |
| Status Affected: | None | | | |
| Encoding: | 0110 | 100a f: | fff | ffff |
| Description: | The content are set to F | s of the spec Fh. | cified I | register |
| | , | ne Access Ba ne BSR is us | | |
| | set is enable in Indexed L mode when Section 25. Bit-Oriente | nd the extended, this instru- citeral Offset ever $f \le 95$ (constrained) 2.3 "Byte-O d Instructio et Mode" for | Addre 5Fh). Fiente ns in | operates essing See ed and Indexed |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read register 'f' | Process Data | | Write gister 'f' |
| Example: | SETF | REG,1 | | |
| Before Instruc REG After Instructio REG | = 5A | | | |

| SLE | EP | Enter Slee | ep Mode | | SUBF | WB | Subtract f fr | om W with Bo | orrow |
|-------|-----------------------------------|--|---|----------------|----------|-------------------------|--|---|----------------------------|
| Synta | ax: | SLEEP | | | Syntax | | SUBFWB f | {,d {,a}} | |
| Oper | ands: | None | | | Opera | nds: | $0 \leq f \leq 255$ | | |
| Oper | ation: | $00h \rightarrow WE$ | DT, | | | | $d \in [0, 1]$ | | |
| | | | postscaler, | | Onered | Han | $a \in [0, 1]$ (W) - (f) - (\overline{C} |) deat | |
| | | $1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD}$ | | | Operat | Affected: | | | |
| Statu | s Affected: | TO, PD | | | | | N, OV, C, DC | | c |
| Enco | oding: | 0000 | 0000 000 | 0 0011 | Encod | • | | 01da fff | |
| Desc | cription: | cleared. Th is set. The | r-Down status he Time-out st Watchdog Tir are cleared. | atus bit (TO) | Descri | ριιοπ. | (borrow) from method). If 'd | ster 'f' and Ca n W (2's compl ' is '0', the res , the result is s | lement ult is stored in |
| Word | le. | • | ssor is put into scillator stoppe | • | | | | e Access Bank BSR is used to | is selected. If select the |
| Cycle | | 1 | | | | | lf 'a' is '0' and | d the extended | d instruction |
| | ycle Activity: | I | | | | | | | on operates in |
| QU | Q1 | Q2 | Q3 | Q4 | | | | al Offset Addr 95 (5Fh). See | 0 |
| | Decode | No operation | Process Data | Go to Sleep | | | Section 25.2 Bit-Oriented | .3 "Byte-Orie Instructions t Mode" for d | nted and in Indexed |
| Exan | nnlo: | SLEEP | | | Words | : | 1 | | |
| | Before Instruc | | | | Cycles | : | 1 | | |
| | $\overline{TO} =$ | ? | | | Q Cyc | cle Activity: | | | |
| | PD = | ? | | | | Q1 | Q2 | Q3 | Q4 |
| | After Instruction TO = PD = | on 1† 0 | | | | Decode | Read register 'f' | Process Data | Write to destination |
| | | 0 | | | Examp | <u>ole 1:</u> | SUBFWB | REG, 1, 0 | |
| † If | WDT causes | wake-up, this b | oit is cleared. | | В | efore Instruc | | | |
| | | | | | | REG W | = 3 = 2 | | |
| | | | | | Δ | C fter Instructio | = 1 | | |
| | | | | | | REG | = FF | | |
| | | | | | | W C | = 2 = 0 | | |
| | | | | | | Z N | = 0 | sult is negative | ۵ |
| | | | | | Examp | | SUBFWB | | |
| | | | | | • | efore Instruc | | -, -, - | |
| | | | | | | REG W | = 2 = 5 | | |
| | | | | | | С | = 1 | | |
| | | | | | A | fter Instruction REG | on = 2 | | |
| | | | | | | W | = 3 | | |
| | | | | | | C Z | = 1 = 0 | | |
| | | | | | F | N | = 0 ; re | sult is positive | |

1 2 0 = =

SUBFWB

Example 3:

Before Instruction REG W C

After Instruction

REG W C Z N

; result is zero

REG, 1, 0

| SUBLW | | Subtract W from Literal | | | | | |
|--|------------------------|---------------------------|---------------|--------------------------|----------|----|---------------|
| Syntax: | | SUBLW | ŀ | (| | | |
| Operands: | | $0 \leq k \leq 255$ | | | | | |
| Operation: | | k – (W) | \rightarrow | W | | | |
| Status Affected: | | N, OV, (| C, I | DC, Z | | | |
| Encoding: | | 0000 | | 1000 | kk} | ck | kkkk |
| Description: | | | | acted from | | | |
| Words: | | 1 | | | | | |
| Cycles: | | 1 | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | i — | Q2 | | Q3 | | | Q4 |
| Decode | | Read teral 'k' | | Proce: Data | | V | /rite to W |
| | | | | | 1 | | VV |
| Example 1: | | SUBLW | C |)2h | | | |
| Before Instruc W C After Instructio | = = | 01h ? | | | | | |
| W | = | 01h | | | | | |
| C Z | = | 1 ; result is positive | | | | | |
| N | = | Ō | | | | | |
| Example 2: | | SUBLW | C |)2h | | | |
| Before Instruc | tion | | | | | | |
| W C | = | 02h ? | | | | | |
| After Instructio W C Z N | on = = = = | 00h 1 1 0 | ; | result is z | zero | | |
| Example 3: | | SUBLW | C |)2h | | | |
| Before Instruc W C After Instructio W C Z N | = = | 03h ? FFh 0 1 | | (2's comj result is r | | | |
| | | | | | | | |

| SUBWF | Subtract W | from f | | | | |
|-----------------------|---|--|--------------------------------------|--|--|--|
| Syntax: | SUBWF f | {,d {,a}} | | | | |
| Operands: | $0 \leq f \leq 255$ | | | | | |
| | $d \in [0, 1]$ $a \in [0, 1]$ | | | | | |
| Operation: | $a \in [0, 1]$ (f) – (W) \rightarrow dest | | | | | |
| Status Affected: | N, OV, C, D(| | | | | |
| Encoding: | 0101 | 11da fff | f ffff | | | |
| Description: | Subtract W from register 'f' (2's | | | | | |
| | complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. | | | | | |
| | | e Access Bank e BSR is used | | | | |
| | set is enable in Indexed L mode whene | d the extended ed, this instructi iteral Offset Ad ever $f \le 95$ (5Ff 2.3 "Byte-Orie | ion operates Idressing 1). See | | | |
| | | d Instructions et Mode" for d | | | | |
| Words: | 1 | | ciano. | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | I | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | |
| Decode | Read | Process | Write to | | | |
| | register 'f' | Data | destination | | | |
| Example 1: | SUBWF | REG, 1, 0 | | | | |
| Before Instruc REG | | | | | | |
| W | = 2 | | | | | |
| C After Instructio | = ? | | | | | |
| REG | = 1 | | | | | |
| W | = 2 | | _ | | | |
| C Z | = 1 ; = 0 | result is positiv | е | | | |
| Ν | = 0 | | | | | |
| Example 2: | SUBWF | REG, 0, 0 | | | | |
| Before Instruc REG | | | | | | |
| W | = 2 | | | | | |
| C After Instructio | = ? | | | | | |
| REG | = 2 | | | | | |
| W | = 0 | | | | | |
| C Z | = 1 , | result is zero | | | | |
| N | = 0 | | | | | |
| Example 3: | SUBWF | REG, 1, 0 | | | | |
| Before Instruc REG | tion = 1 | | | | | |
| W | = 2 | | | | | |
| C After Instructio | = ? | | | | | |
| REG | | 2's complemer | nt) | | | |
| W C | = 2 | result is negativ | | | | |
| Z N | = 0 ,1 = 0 = 1 | cour io ricyali | | | | |
| | | | | | | |

| SUBV | VFB | Su | btract | N from | f wi | ith B | orr | ow |
|-------------|--|--------|-------------------|------------------------|------|-------------|-------|--------------------|
| Syntax | x: | SU | BWFB | f {,d {, | a}} | | | |
| Opera | nds: | 0 ≤ | $0 \le f \le 255$ | | | | | |
| | | | [0,1] | | | | | |
| | | | [0,1] | - | | | | |
| • | Operation: $(f) - (W) - (\overline{C}) \rightarrow dest$ | | | | | | | |
| | Affected: | N, | OV, C, | DC, Z | | | | · |
| Encod | 0 | | 0101 | 10da | | fff | | ffff |
| Descr | iption: | | | | | | | (borrow) |
| | | | | ter'f'(2' f'd'is '∩ | | | | is stored |
| | | | | | | | | ored back |
| | | in r | egister | ʻf. | | | | |
| | | | - | | | | | selected. |
| | | | ' | | R is | used | to | select the |
| | | | 'R bank | | | | | |
| | | | | | | | | struction operates |
| | | | | Literal | | | | |
| | | mo | de whe | never f | ≤ 95 | 5 (5F | h). | See |
| | | | | 5.2.3 "B | - | | | |
| | | | | ed Insti fset Mo | | | | Indexed |
| Words | | 1 | | 361 MO | uc | | | |
| Cycles | | 1 | | | | | | |
| , | cle Activity: | | | | | | | |
| QOy | Q1 | | Q2 | (| Q3 | | | Q4 |
| Γ | Decode | F | Read | | ces | s | ١ | Write to |
| | | reg | ister 'f' | D | ata | | de | stination |
| Exam | <u>ple 1:</u> | S | UBWFB | REG, | 1, | 0 | | |
| E | Before Instruc | | 101 | | | | | |
| | REG W | = | 19h 0Dh | | 01 | 100 110 | | |
| | С | = | 1 | · | | | , | |
| A | After Instructio REG | n = | 0Ch | (00 | 000 | 101 | 1) | |
| | W | = | 0Dh | | | 110 | | |
| | C Z | = | 1 0 | | | | | |
| | N | = | Õ | ; res | sult | is po | sitiv | ve |
| Exam | <u>ple 2:</u> | S | UBWFB | REG, | Ο, | 0 | | |
| E | Before Instruc | | | | | | | |
| | REG W | = | 1Bh 1Ah | | | 101 101 | | |
| | С | = | 0 | (| | | - / | |
| A | After Instructio REG | n = | 1Bh | (00 | 0.1 | 101 | 1 \ | |
| | W | = | 00h | (00 | 101 | 101 | 1) | |
| | C Z | = | 1 1 | · res | sult | is ze | ro | |
| | N | = | Ō | , | Juit | | | |
| <u>Exam</u> | | | UBWFB | REG, | 1, | 0 | | |
| E | Before Instruc | | 00' | | | | | |
| | REG W | = | 03h 0Eh | | | 001 | | |
| | С | = | 1 | , 00 | | 0 | . / | |
| A | After Instructio REG | n = | F5h | /11 | 11 | 010 | ٥, | |
| | REG | - | | | | 010 [mmp | υ) | |
| | W C | = | 0Eh 0 | | | 110 | 1) | |
| | Z | = | 0 | | | | | |
| | Ν | = | 1 | ; res | sult | is ne | gat | ive |
| | | | | | | | | |

| SWAPF | Swap f | | | | |
|--|---|--|--|-------------------------------------|--|
| Syntax: | SWAPF f | {,d {,a}} | | | |
| Operands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | | | |
| Operation: | $(f<3:0>) \rightarrow$ $(f<7:4>) \rightarrow$ | | | | |
| Status Affected: | None | | | | |
| Encoding: | 0011 | 10da | ffí | f | ffff |
| Description: | The upper a 'f' are excha is placed in placed in re | anged. If W. If 'd' | ʻd' is is '1', | '0', t | he result |
| | If 'a' is '0', t If 'a' is '1', t GPR bank. | | | | |
| | If 'a' is '0' a set is enabl in Indexed mode when Section 25 Bit-Oriente Literal Offs | ed, this i Literal O ever f ≤ .2.3 "By ed Instru | nstruc ffset A 95 (5F te-Ori ction | tion ddre h). ente s in | operates essing See ed and Indexed |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| Q1 | Q2 | Q3 | 5 | | Q4 |
| Decode | Read register 'f' | Proce Data | | | /rite to stination |
| Example: Before Instruc REG After Instructio REG | tion = 53h | REG, 1, | 0 | | |

TBLRD *+ ;

Table Read (Continued)

=

01A358h

| TBL | RD | Table Read | | | | | |
|-------|----------------|---|----------------------------|---|---|---------------------------|---|
| Synta | ax: | TBLRD (*; | *+; * | -; +*) | | | |
| Oper | ands: | None | | | | | |
| Oper | ation: | if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR, (Prog Mem (TBLPTR)) \rightarrow TABLAT | | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 0000 | 0(| 000 | 000 | 00 | 10nn nn=0 * =1 *+ =2 *- =3 +* |
| Desc | ription: | This instruct of Program program me Pointer (TBI The TBLPT | Men mor _PTI R (a | nory (F y, a po R) is u 21-bit | P.M.). ⁻ pinter o sed. pointe | To ad callec er) po | dress the I Table bints to |
| | | each byte in has a 2-Mby | | | | | IBLPIR |
| | | TBLPTR |)] = (| | | | nt Byte of ory Word |
| | | TBLPTR[(|)] = 1 | | | | t Byte of bry Word |
| | | The TBLRD of TBLPTR | | | | nodify | the value |
| | | no chang | е | | | | |
| | | post-incre | emer | nt | | | |
| | | post-decr | eme | ent | | | |
| | | pre-increi | men | t | | | |
| Word | ls: | 1 | | | | | |
| Cycle | es: | 2 | | | | | |
| QC | ycle Activity: | : | | | | | |
| | Q1 | Q2 | | C | 13 | | Q4 |
| | Decode | No operation | | N opera | - | op | No peration |

Before Instruction TABLAT TBLPTR MEMORY(00A356h) 55h 00A356h = = = 34h After Instruction TABLAT = 34h TBLPTR = 00A357h Example 2: TBLRD +* ; Before Instruction TABLAT TBLPTR MEMORY(01A357h) MEMORY(01A358h) AAh 01A357h = = = 12h = 34h After Instruction TABLAT = 34h

TBLPTR

TBLRD

Example 1:

© 2009 Microchip Technology Inc.

No

operation

No operation

(Read Program

Memory)

No

operation

No operation

(Write

TABLAT)

| TBLWT | Table Wri | te | | | | |
|-------------------|--|--|-------------------------------------|---|--|--|
| Syntax: | TBLWT (* | [;] ; *+; *-; +* | r) | | | |
| Operands: | None | | | | | |
| Operation: | if TBLWT [*] , (TABLAT) \rightarrow Holding Register, TBLPTR – No Change; if TBLWT ^{*+} , (TABLAT) \rightarrow Holding Register, (TBLPTR) + 1 \rightarrow TBLPTR; | | | | | |
| | if TBLWT* (TABLAT) (TBLPTR) if TBLWT+ (TBLPTR) | \rightarrow Holding $-1 \rightarrow TE$ -*, $+1 \rightarrow TE$ | BLPTR; BLPTR, | | | |
| | (TABLAT) | \rightarrow Holding | g Register | • | | |
| Status Affected: | None | | | | | |
| Encoding: | 0000 | 0000 | 0000 | 11nn nn=0 * | | |
| | | | | =1 *+ | | |
| | | | | =2 *- | | |
| | | | | =3 +* | | |
| Description: | This instru TBLPTR t | | | | | |
| | | | | T is written | | |
| | to. The ho | - | | | | |
| | | | | am Memory | | |
| | (P.M.). (Re | | | | | |
| | Organizat | | | details on | | |
| | programm | • | • • | | | |
| | The TBLP each byte TBLPTR h The LSb c byte of the access. | in the pro has a 2-Mb of the TBL | gram men oyte addre PTR selec | nory. ess range. ets which | | |
| | TBLPT | | | nificant Byte m Memory | | |
| | TBLPT | | | iificant Byte n Memory | | |
| | The TBLW value of T | | | odify the | | |
| | no char | nge | | | | |
| | post-ind | crement | | | | |
| | | crement | | | | |
| | pre-incr | rement | | | | |
| Words: | 1 | | | | | |
| Cycles: | 2 | | | | | |
| Q Cycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | Decode | No | No | No | | |
| | | operation | operation | operation | | |
| | No operation | No operation (Read TABLAT) | No operation | No operation (Write to Holding | | |
| | | | | Register) | | |

TBLWT Table Write (Continued)

| Example 1: TBLWT *+; | | |
|--------------------------------------|--------|----------------|
| Before Instruction | | |
| TABLAT TBLPTR HOLDING REGISTER | = = | 55h 00A356h |
| (00A356h) | = | FFh |
| After Instructions (table write | comp | letion) |
| TABLAT | = | 55h |
| TBLPTR | = | 00A357h |
| HOLDING REGISTER (00A356h) | = | 55h |
| Example 2: TBLWT +*; | | |
| Before Instruction | | |
| TABLAT | = | 34h |
| TBLPTR HOLDING REGISTER | = | 01389Ah |
| (01389Ah) | = | FFh |
| HOLDING REGISTER (01389Bh) | = | FFh |
| After Instruction (table write o | omple | etion) |
| TABLAT | = | 34h |
| TBLPTR HOLDING REGISTER | = | 01389Bh |
| (01389Ah) HOLDING REGISTER | = | FFh |
| (01389Bh) | = | 34h |

| TSTF | SZ | Test f, Skip | o if O | | | | |
|--|---|--|---|-----------------|--|--|--|
| Synta | ax: | TSTFSZ f { | ,a} | | | | |
| Oper | Operands: $0 \le f \le 255$ $a \in [0, 1]$ | | | | | | |
| Oper | ation: | skip if f = 0 | | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 0110 | 011a fff | f ffff | | | |
| Desc | ription: | during the c is discarded | If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. | | | | |
| | | | ne Access Bar ne BSR is used | | | | |
| | | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Word | s: | 1 | | | | | |
| Cycles: 1(2) Note: 3 cycles if skip and followe by a 2-word instruction. | | | | | | | |
| QC | cle Activity: | - , - | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | Decode | Read | Process | No | | | |
| lf ald | in. | register 'f' | Data | operation | | | |
| lf ski | ιρ. Q1 | Q2 | Q3 | Q4 | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| lf sk | ip and followe | d by 2-word in | struction: | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | No | No | No | No | | | |
| | operation No | operation No | operation No | operation No | | | |
| | operation | operation | operation | operation | | | |
| Example: | | NZERO : | NZERO : | | | | |
| | Before Instruc PC After Instructic | = Ad | dress (HERE) |) | | | |
| | If CNT PC If CNT PC PC | = 00 = Ad ≠ 00 | dress (ZERO) | | | | |

| XOR | LW | Exclusiv | ve OR Literal with W | | | | |
|--|----------------|--|----------------------|---------------------|------|--|--|
| Synt | ax: | XORLW | k | | | | |
| Oper | rands: | $0 \le k \le 25$ | 55 | | | | |
| Oper | ration: | (W) .XOF | R. k \rightarrow W | | | | |
| Statu | is Affected: | N, Z | | | | | |
| Enco | oding: | 0000 | 1010 | kkkk | kkkk | | |
| Desc | cription: | : The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W. | | | | | |
| Word | ds: | 1 | | | | | |
| Cycle | es: | 1 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | |
| | Decode | Read literal 'k' | | Process Wri Data | | | |
| <u>Exar</u> | nple: | XORLW | 0AFh | | | | |
| Before Instruction W = B5h After Instruction | | | | | | | |

W

= 1Ah

| XORWF | Exclusive | Exclusive OR W with f | | | | |
|---|--|------------------------------------|----------|-----------------------|--|--|
| Syntax: | XORWF | f {,d {,a}} | | | | |
| Operands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | | | | | |
| Operation: | (W) .XOR. (| (f) \rightarrow dest | | | | |
| Status Affected: | N, Z | | | | | |
| Encoding: | 0001 | 10da : | ffff | ffff | | |
| Description: | Exclusive C register 'f'. I in W. If 'd' is in the regist | f 'd' is '0', th s '1', the res | ne resul | t is stored | | |
| | lf 'a' is '0', ti lf 'a' is '1', ti GPR bank. | | | | | |
| | If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | |
| Decode | Read register 'f' | Process Data | - | Vrite to stination | | |
| Example: Before Instruct REG W After Instructio REG W | tion = AFh = B5h | REG, 1, (|) | | | |

25.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F87J10 family of devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default on unprogrammed devices. Users must properly set or clear the XINST Configuration bit during programming to enable or disable these features.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 25-3. Detailed descriptions are provided in **Section 25.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 25-1 (page 294) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

25.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

| Mnemonic, | | Description | Cycles | 16-E | Bit Instru | Status | | |
|-----------|---------------------------------|--|--------|------------|------------|---------|----------|------|
| Opera | nds | Description | Cycles | Cycles MSb | | LSb | Affected | |
| ADDFSR | f, k | Add Literal to FSR | 1 | 1110 | 1000 | ffkk | kkkk | None |
| ADDULNK | k | Add Literal to FSR2 and Return | 2 | 1110 | 1000 | 11kk | kkkk | None |
| CALLW | | Call Subroutine using WREG | 2 | 0000 | 0000 | 0001 | 0100 | None |
| MOVSF | z _s , f _d | Move z _s (source) to 1st word | 2 | 1110 | 1011 | 0 z z z | ZZZZ | None |
| | | f _d (destination) 2nd word | | 1111 | ffff | ffff | ffff | |
| MOVSS | z _s , z _d | Move z _s (source) to 1st word | 2 | 1110 | 1011 | 1zzz | ZZZZ | None |
| | | z _d (destination) 2nd word | | 1111 | XXXX | XZZZ | ZZZZ | |
| PUSHL | k | Store Literal at FSR2, | 1 | 1110 | 1010 | kkkk | kkkk | None |
| | | Decrement FSR2 | | | | | | |
| SUBFSR | f, k | Subtract Literal from FSR | 1 | 1110 | 1001 | ffkk | kkkk | None |
| SUBULNK | k | Subtract Literal from FSR2 and | 2 | 1110 | 1001 | 11kk | kkkk | None |
| | | Return | | | | | | |

TABLE 25-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

25.2.2 EXTENDED INSTRUCTION SET

| ADD | FSR | Add Liter | al to FSF | ł | | | |
|-----------------------|----------------|---------------------------------|---------------------------------------|------------|-----------|--|--|
| Synta | ax: | ADDFSR | f, k | | | | |
| Oper | ands: | $0 \le k \le 63$ | | | | | |
| | | f ∈ [0, 1, | 2] | | | | |
| Oper | ation: | $FSR(f) + k \rightarrow FSR(f)$ | | | | | |
| Status Affected: None | | | | | | | |
| Enco | ding: | 1110 | 1000 | ffkk | kkkk | | |
| Desc | ription: | The 6-bit | The 6-bit literal 'k' is added to the | | | | |
| | | contents of | of the FSF | R specifie | d by 'f'. | | |
| Word | ls: | 1 | | | | | |
| Cycle | es: | 1 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | |
| | Decode | Read | Proces | ss V | Vrite to | | |
| | | literal 'k' | Data | | FSR | | |

Example:

ADDFSR 2, 23h

| Before Instru | ction | | | | | | |
|-------------------|-------|-------|--|--|--|--|--|
| FSR2 | = | 03FFh | | | | | |
| After Instruction | | | | | | | |
| FSR2 | = | 0422h | | | | | |

| ADD | ULNK | Add Liter | al to FSR2 ar | d Return | | | |
|-------|----------------|-----------------------|---|-----------------|--|--|--|
| Synta | ax: | ADDULN | ADDULNK k | | | | |
| Oper | ands: | $0 \le k \le 63$ | | | | | |
| Oper | ation: | FSR2 + k | \rightarrow FSR2, | | | | |
| | | $(TOS) \rightarrow I$ | PC | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 1110 | 1000 111 | k kkkk | | | |
| Desc | ription: | contents o | The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. | | | | |
| | | | ction takes tw NOP is perfor d cycle. | | | | |
| | | case of the | be thought of e ADDFSR inst 3 (binary '11') SR2. | ruction, | | | |
| Word | ls: | 1 | | | | | |
| Cycle | es: | 2 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | Decode | Read literal 'k' | Process Data | Write to FSR | | | |
| | No | No | No | No | | | |
| | Operation | Operation | Operation | Operation | | | |
| Exan | nple: | ADDULNK 2 | 23h | | | | |

| kample: | AI | DDULNK | 2 |
|----------------|-------|--------|---|
| Before Instru | ction | | |
| FSR2 | = | 03FFh | |
| PC | = | 0100h | |
| After Instruct | ion | | |
| FSR2 | = | 0422h | |
| PC | = | (TOS) | |
| | | | |

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

| CAL | LW | Subroutine Call using WREG | | | | | |
|-------------|---|---|---------------------|-----------------|--|--|--|
| Synta | ax: | CALLW | CALLW | | | | |
| Oper | ands: | None | None | | | | |
| Oper | ation: | $(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$ | | | | | |
| Statu | is Affected: | None | | | | | |
| Enco | oding: | 0000 0000 0001 0100 | | | | | |
| Desc | ription | First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to | | | | | |
| | | | STATUS or BS | R. | | | |
| Word | ls: | 1 | | | | | |
| Cycle | | 2 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | Decode | Read WREG | Push PC to stack | No operation | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| <u>Exan</u> | n <u>ple:</u> Before Instruc | HERE | CALLW | | | | |
| | PCLATH PCLATH PCLATU W After Instructic PC TOS PCLATH PCLATH W | = address = 10h = 00h = 06h m = 001006 = address = 10h | h |) | | | |

| моу | SF | Move Inde | xed to f | | | | | |
|-------------|--|--|--|---|--|--|--|--|
| Synta | ax: | MOVSF [z | MOVSF [z _s], f _d | | | | | |
| Oper | ands: | 0 | $\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq f_d \leq 4095 \end{array}$ | | | | | |
| Oper | ation: | ((FSR2) + 2 | $((FSR2) + z_s) \rightarrow f_d$ | | | | | |
| Statu | s Affected: | None | None | | | | | |
| | ding: ord (source) vord (destin.) | 5 | | | | | | |
| Desc | ription: | moved to d actual addr determined offset ' z_s ', i of FSR2. Th register is s 'f _d ' in the se can be any space (000 The MOVSF PCL, TOSL destination If the result an Indirect | The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an Indirect Addressing register, the | | | | | |
| | | | ned will be 00 | h. | | | | |
| Word | | 2 2 | | | | | | |
| Cycle | ycle Activity: | 2 | | | | | | |
| QU | Q1 | Q2 | Q3 | Q4 | | | | |
| | Decode | Determine | Determine | Read | | | | |
| | Decode | No operation No dummy read | source addr No operation | Source reg Write register 'f' (dest) | | | | |
| | | | | | | | | |
| <u>Exan</u> | <u>nple:</u> | MOVSF | [05h], REG | 2 | | | | |
| | Before Instruc FSR2 Contents of 85h REG2 | = 80 = 33 = 11 | h | | | | | |
| | After Instructio FSR2 Contents of 85h REG2 | = 80 | h | | | | | |

| MOVSS | Move Indexed to Indexed | | | | | |
|---|---|--------------|--|--|--|--|
| Syntax: | MOVSS [z _s], [z _d] | | | | | |
| Operands: | $\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq z_d \leq 127 \end{array}$ | | | | | |
| Operation: | $((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$ | | | | | |
| Status Affected: | None | | | | | |
| Encoding: 1st word (source) 2nd word (dest.) Description | 1110 1011 1111 xxxx The contents of the | 1zzz xzzz | zzzz _s zzzz _d | | | |
| | moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' z_s ' or ' z_d ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). | | | | | |
| | The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. | | | | | |
| | If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP. | | | | | |
| Words: | 2 | | | | | |
| Cycles: | 2 | | | | | |
| Q Cycle Activity: | | | | | | |

| 1 C | ycie Activity: | | | |
|-----|----------------|------------------------|---------------------|----------------------|
| | Q1 | Q2 | Q3 | Q4 |
| | Decode | Determine | Determine | Read |
| | | source addr | source addr | source reg |
| | Decode | Determine dest addr | Determine dest addr | Write to dest reg |

| Example: | MOVSS | [05h], | [06h] |
|----------|-------|--------|-------|
| | | | |

| Before Instruction | | |
|--------------------------------|---|-----|
| FSR2 | = | 80h |
| Contents of 85h Contents | = | 33h |
| of 86h | = | 11h |
| After Instruction | | |
| FSR2 | = | 80h |
| Contents of 85h Contents | = | 33h |
| of 86h | = | 33h |

| | L | Store Literal at FSR2, Decrement FSR2 | | | | | |
|--------|-----------|--|----------|--|---|--|--|
| Syntax | x: | PUSHL k | | | | | |
| Opera | nds: | $0 \leq k \leq 255$ | | | | | |
| Opera | tion: | $k \rightarrow$ (FSR2), FSR2 – 1 \rightarrow FSR2 | | | | | |
| Status | Affected: | None | | | | | |
| Encod | ling: | 1111 1010 kkkk kkkk | | | | | |
| | | memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push | | | | | |
| | | | | | • | | |
| Words | | This instructivalues onto | | | • | | |
| Words | | values onto | | | • | | |
| Cycles | | values onto 1 | | | • | | |
| Cycles | S: | values onto 1 | a softwa | | • | | |

| Before Instruction FSR2H:FSR2L Memory (01ECh) | = = | 01ECh 00h |
|---|--------|--------------|
| After Instruction FSR2H:FSR2L Memory (01ECh) | = = | 01EBh 08h |

SUBULNK k

 $FSR2 - k \rightarrow FSR2$,

 $0 \leq k \leq 63$

Subtract Literal from FSR2 and Return

| SUBFSR | Subtract | Subtract Literal from FSR | | | | |
|-----------------------------|-----------------------|---------------------------|----|----|-----------|--|
| Syntax: | SUBFSR | SUBFSR f, k | | | | |
| Operands: | $0 \le k \le 63$ | $0 \le k \le 63$ | | | | |
| | f ∈ [0, 1, 2 | f ∈ [0, 1, 2] | | | | |
| Operation: | FSRf – k - | \rightarrow FSRf | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 1110 | 1110 1001 ffkk kkkk | | | | |
| Description: | the conter by 'f'. | | | | | |
| | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | | | Q4 | |
| Decode | Read | Proce | ss | V | Vrite to | |
| | register 'f' | Data | 1 | de | stination | |
| Example: Before Instruct | SUBFSR 2 | 2, 23h | | | | |

| | allorn | | | | | | |
|-------|----------------|--|--------|-------------|----------------------|--|--|
| | | $(TOS) \rightarrow PC$ | | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 1110 1001 11kk kkkk | | | | | |
| Desc | ription: | The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. | | | | | |
| | | The instruction takes two cycles to execute; a NOP is performed during the second cycle. | | | | | |
| | | This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary '11'); it operates only on FSR2. | | | | | |
| Word | ls: | 1 | | | | | |
| Cycle | es: | 2 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | C | 23 | Q4 | | |
| | Decode | Read register ' | | cess ata | Write to destination | | |
| | No | No | - | lo | No | | |
| | Operation | Operatio | n Opei | ration | Operation | | |

Example: SUBULNK 23h

SUBULNK

Operands:

Operation:

Syntax:

| Before Instruction | | | | | |
|--------------------|------------------|--|--|--|--|
| = | 03FFh | | | | |
| = | 0100h | | | | |
| า | | | | | |
| = | 03DCh | | | | |
| = | (TOS) | | | | |
| | = = 1 = | | | | |

xample: SUBFSR 2, Before Instruction FSR2 = 03FFh After Instruction FSR2 = 03DCh

25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

| Note: | Enabling the PIC18 instruction set exten- |
|-------|---|
| | sion may cause legacy applications to |
| | behave erratically or fail entirely. |

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 6.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward-compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument 'f' in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled), when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument 'd' functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{\mathbb{Y}}$, or the PE directive in the source listing.

25.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F87J10 family, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

| ADDWF | ADD W to (Indexed | | fset mod | e) | | | | | |
|---|--|----------------------------|--------------------|-----------------------|--|--|--|--|--|
| Syntax: | ADDWF | [k] {,d} | | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$ | | | | | | | | |
| Operation: | (W) + ((FS | SR2) + k) - | \rightarrow dest | | | | | | |
| Status Affected: | N, OV, C, | DC, Z | | | | | | | |
| Encoding: | 0010 | 01d0 | kkkk | kkkk | | | | | |
| Description: | The conte contents o FSR2, offs | f the regis | ster indica | | | | | | |
| | If 'd' is '0', is '1', the r register 'f', | esult is st | | | | | | | |
| Words: | 1 | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | |
| Q1 | Q2 | Q3 | i – | Q4 | | | | | |
| Decode | Read 'k' | Proce Data | | Vrite to stination | | | | | |
| Example: | ADDWF | [OFST] | ,0 | | | | | | |
| Before Instruction W OFST FSR2 Contents of 0A2Ch After Instruction W Contents of 0A2Ch | = = = | 2Ch 0A00r 20h 37h | 1 | | | | | | |

| BSF | Bit Set Ind (Indexed L | exed iteral Offset r | node) | | | | | | |
|---|---|--|---|--|--|--|--|--|--|
| Syntax: | BSF [k], b | | | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$ | | | | | | | | |
| Operation: | $1 \rightarrow ((FSR2) + k) < b >$ | | | | | | | | |
| Status Affected: | None | | | | | | | | |
| Encoding: | 1000 | bbb0 kkl | k kkkk | | | | | | |
| Description: | | register indica e value 'k', is s | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | Read register 'f' | Process Data | Write to destination | | | | | | |
| Example: | | FLAG_OFST] | , 7 | | | | | | |
| Before Instructi FLAG_OF FSR2 | | 0Ah 0A00h | | | | | | | |
| Contents of 0A0Ah After Instructior | = ו | 55h | | | | | | | |
| Contents of 0A0Ah | = | D5h | | | | | | | |
| | | | | | | | | | |
| SETF | Set Indexe (Indexed L | d iteral Offset r | node) | | | | | | |
| SETF Syntax: | | | node) | | | | | | |
| - | (Indexed L | | node) | | | | | | |
| Syntax: | (Indexed L SETF [k] | iteral Offset r | node) | | | | | | |
| Syntax: Operands: | (Indexed L SETF [k] $0 \le k \le 95$ | iteral Offset r | node) | | | | | | |
| Syntax: Operands: Operation: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS | iteral Offset r | | | | | | | |
| Syntax: Operands: Operation: Status Affected: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content | SR2) + k) 1000 kk ts of the registe | kk kkkk er indicated by | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content | iteral Offset r GR2) + k) 1000 kk | kk kkkk er indicated by | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The contem FSR2, offset | SR2) + k) 1000 kk ts of the registe | kk kkkk er indicated by | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The conten FSR2, offset 1 1 | BR2) + k) 1000 kk ts of the register et by 'k', are se | kk kkkk er indicated by et to FFh. | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The conten FSR2, offse 1 | SR2) + k) 1000 kk ts of the registe | kk kkkk er indicated by | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 2 | SR2) + k) 1000 kk ts of the registe to by 'k', are se | kk kkkk er indicated by et to FFh. Q4 | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The conten FSR2, offset 1 1 Q2 Read 'k' | SR2) + k) 1000 kk ts of the registrent et by 'k', are se Q3 Process | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The conten FSR2, offset 1 1 2 Read 'k' | BR2) + k) 1000 kk: ts of the registress by 'k', are services Q3 Process Data | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instructi OFST | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The conten FSR2, offse 1 1 2 Read 'k' SETF [on = 20 | COFST] | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instructi OFST FSR2 Contents of 0A2Ch | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [on = 2C = 0A = 00 | iteral Offset r SR2) + k) 1000 kk ts of the registre ts of ts of the registre ts of ts of the registre ts of ts of t | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | |
| Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instructi OFST FSR2 Contents | (Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [on = 2C = 0A = 00 | iteral Offset r SR2) + k) 1000 kk ts of the registress Q3 Process Data OFST] th 00h h | kk kkkk er indicated by et to FFh. Q4 Write | | | | | | |

25.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F87J10 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

26.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

26.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

26.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

26.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

26.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

26.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

26.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

27.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 40°C to +125°C |
|---|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on any digital only I/O pin or MCLR with respect to Vss (except VDD) | |
| Voltage on any combined digital and analog pin with respect to Vss (except VDD) | 0.3V to (VDD + 0.3V) |
| Voltage on VDDCORE with respect to Vss | 0.3V to 2.75V |
| Voltage on VDD with respect to Vss | -0.3V to 3.6V |
| Total power dissipation (Note 1) | 1.0W |
| Maximum current out of Vss pin | |
| Maximum current into VDD pin | 250 mA |
| Maximum output current sunk by any PORTB and PORTC I/O pin | 25 mA |
| Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pin | 8 mA |
| Maximum output current sunk by any PORTA, PORTF, PORTG and PORTH I/O pin | 4 mA |
| Maximum output current sourced by any PORTB and PORTC I/O pin | 25 mA |
| Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pin | 8 mA |
| Maximum output current sourced by any PORTA, PORTF, PORTG and PORTH I/O pin | 4 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports | |

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\sum$ IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 27-1: PIC18F87J10 FAMILY VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (INDUSTRIAL)





FIGURE 27-2: PIC18F87J10 FAMILY VOLTAGE-FREQUENCY GRAPH, REGULATOR ENABLED (INDUSTRIAL)



27.1 DC Characteristics: Supply Voltage, PIC18F87J10 Family (Industrial)

| | - | | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | |
|--------------|---------|---|----------------|--|------------|--------|---|--|--|
| Param No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions | | |
| D001 | Vdd | Supply Voltage | VDDCORE 2.7 | | 3.6 3.6 | V V | ENVREG = 0 ENVREG = 1 | | |
| D001B | VDDCORE | External Supply for Microcontroller Core | 2.0 | | 2.7 | V | ENVREG = 0 | | |
| D001C | AVdd | Analog Supply Voltage | Vdd - 0.3 | _ | VDD + 0.3 | V | | | |
| D001D | AVss | Analog Ground Voltage | Vss – 0.3 | _ | Vss + 0.3 | V | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | 1.5 | _ | — | V | | | |
| D003 | VPOR | VDD Start Voltage to ensure Internal Power-on Reset Signal | _ | | 0.15 | V | See Section 5.3 "Power-on Reset (POR)" for details | | |
| D004 | Svdd | VDD Rise Rate to Ensure Internal Power-on Reset Signal | 0.05 | | _ | V/ms | See Section 5.3 "Power-on Reset (POR)" for details | | |
| D005 | VBOR | Brown-out Reset (BOR) Voltage | 2.35 | 2.5 | 2.7 | V | | | |

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

| PIC18F8 (Indus | 7J10 Family strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | |
|-------------------|---|--|-----|-------|---------|---|--|--|
| Param No. | Device | Тур | Max | Units | ditions | | | |
| | Power-Down Current (IPD) ⁽¹⁾ | | | | | | | |
| | All devices | 27 | 69 | μΑ | -40°C |) () (5) | | |
| | | 43 | 69 | μΑ | +25°C | VDD = 2.0V ⁽⁵⁾ (Sleep mode) | | |
| | | 121 | 149 | μA | +85°C | (Oldep mode) | | |
| | All devices | 49 | 104 | μA | -40°C |) () (5) | | |
| | | 69 | 104 | μA | +25°C | VDD = 2.5V ⁽⁵⁾ (Sleep mode) | | |
| | | 166 | 184 | μA | +85°C | (Oldep mode) | | |
| | All devices | 75 | 203 | μΑ | -40°C |) (= = = = = = =) (6) | | |
| | | 100 | 203 | μΑ | +25°C | VDD = 3.3V ⁽⁶⁾ (Sleep mode) | | |
| | | 140 | 289 | μA | +85°C | | | |

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

5: ENVREG tied to Vss, voltage regulator disabled.

6: ENVREG tied to VDD, voltage regulator enabled.

| | 7J10 Family strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|--------------|---------------------------------------|--|------|-------|------------|------------|-----------------------------|--|--|
| Param No. | Device | Тур | Max | Units | Conditions | | | | |
| | Supply Current (IDD) ^(2,3) | | | | | | | | |
| | All devices | 1.8 | 3.27 | mA | -40°C | | | | |
| | | 1.8 | 3.27 | mA | +25°C | VDD = 2.0V | | | |
| | | 1.9 | 3.27 | mA | +85°C | | | | |
| | All devices | 4.0 | 5.57 | mA | -40°C | | Fosc = 31 kHz | | |
| | | 3.7 | 5.57 | mA | +25°C | VDD = 2.5V | (RC_RUN mode, | | |
| | | 3.5 | 5.57 | mA | +85°C | | internal oscillator source) | | |
| | All devices | 4.0 | 5.97 | mA | -40°C | | | | |
| | | 3.8 | 5.97 | mA | +25°C | VDD = 3.3V | | | |
| | | 3.7 | 5.97 | mA | +85°C | | | | |
| | All devices | 1.8 | 3.27 | mA | -40°C | | | | |
| | | 1.8 | 3.27 | mA | +25°C | VDD = 2.0V | | | |
| | | 1.9 | 3.27 | mA | +85°C | | | | |
| | All devices | 4.0 | 5.57 | mA | -40°C | | Fosc = 31 kHz | | |
| | | 3.7 | 5.57 | mA | +25°C | VDD = 2.5V | (RC_IDLE mode, | | |
| | | 3.5 | 5.57 | mA | +85°C | | internal oscillator source) | | |
| | All devices | 4.0 | 5.97 | mA | -40°C | | | | |
| | | 3.8 | 5.97 | mA | +25°C | VDD = 3.3V | | | |
| | | 3.7 | 5.97 | mA | +85°C | | | | |

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

5: ENVREG tied to Vss, voltage regulator disabled.

6: ENVREG tied to VDD, voltage regulator enabled.

| | 7J10 Family strial) | | rd Oper | - | | ess otherwise stated TA \leq +85°C for indust | | |
|--------------|---------------------------------------|------|---------|-------|-------|---|---|--|
| Param No. | Device | | Max | Units | | Conditio | ons | |
| | Supply Current (IDD) ^(2,3) | | | | | | | |
| | All devices | 1.8 | 3.27 | mA | -40°C | | | |
| | | 1.8 | 3.27 | mA | +25°C | VDD = 2.0V ⁽⁵⁾ | | |
| | | 1.9 | 3.27 | mA | +85°C | | | |
| | All devices | 4.0 | 5.57 | mA | -40°C | | Fosc = 1 MHz | |
| | | 3.7 | 5.57 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | (PRI_RUN mode, | |
| | | 3.5 | 5.57 | mA | +85°C | | EC oscillator) | |
| | All devices | 4.0 | 5.97 | mA | -40°C | | | |
| | | 3.8 | 5.97 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | | |
| | | 3.7 | 5.97 | mA | +85°C | | | |
| | All devices | 2.4 | 4.47 | mA | -40°C | | | |
| | | 2.4 | 4.47 | mA | +25°C | VDD = 2.0V ⁽⁵⁾ | | |
| | | 2.5 | 4.47 | mA | +85°C | | | |
| | All devices | 4.7 | 6.97 | mA | -40°C | | Fosc = 4 MHz | |
| | | 4.4 | 6.97 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | (PRI_RUN mode, | |
| | | 4.3 | 6.97 | mA | +85°C | | EC oscillator) | |
| | All devices | 5.1 | 7.47 | mA | -40°C | | | |
| | | 4.9 | 7.47 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | | |
| | | 4.7 | 7.47 | mA | +85°C | | | |
| | All devices | 13.4 | 18.7 | mA | -40°C | | | |
| | | 13.0 | 18.7 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | | |
| | | 13.0 | 18.7 | mA | +85°C | | Fosc = 40 MHz (PRI_RUN mode, | |
| | All devices | 14.5 | 19.7 | mA | -40°C | | EC oscillator) | |
| | | 14.4 | 19.7 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | | |
| | | 14.5 | 19.7 | mA | +85°C | | | |

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- **5**: ENVREG tied to Vss, voltage regulator disabled.
- 6: ENVREG tied to VDD, voltage regulator enabled.

| PIC18F87J10 Family (Industrial) | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | | |
|------------------------------------|-------------------------------------|--|------|-------|-------|---|----------------------|--|--|--|
| Param No. | Device | Тур | Max | Units | | Conditi | ons | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | |
| | All devices | 7.2 | 12.1 | mA | -40°C | | Fosc = 4 MHz, | | | |
| | | 6.8 | 12.1 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | 16 MHz internal | | | |
| | | 6.9 | 12.1 | mA | +85°C | | (PRI_RUN HSPLL mode) | | | |
| | All devices | 7.6 | 13.1 | mA | -40°C | | Fosc = 4 MHz, | | | |
| | | 7.5 | 13.1 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ 16 MHz intern | 16 MHz internal | | | |
| | | 7.3 | 13.1 | mA | +85°C | | (PRI_RUN HSPLL mode) | | | |
| | All devices | 10.9 | 18.7 | mA | -40°C | | Fosc = 10 MHz, | | | |
| | | 10.6 | 18.7 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | 40 MHz internal | | | |
| | | 10.3 | 18.7 | mA | +85°C | | (PRI_RUN HSPLL mode) | | | |
| | All devices | 11.9 | 19.7 | mA | -40°C | | Fosc = 10 MHz, | | | |
| | | 11.8 | 19.7 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | 40 MHz internal | | | |
| | | 11.7 | 19.7 | mA | +85°C | | (PRI_RUN HSPLL mode) | | | |

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- **5**: ENVREG tied to Vss, voltage regulator disabled.
- 6: ENVREG tied to VDD, voltage regulator enabled.

| | 7J10 Family strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | | |
|--------------|---------------------------------------|--|------|-------|-------|---------------------------|--|--|--|--|--|
| Param No. | Device | | Max | Units | | ons | | | | | |
| | Supply Current (IDD) ^(2,3) | | | | | | | | | | |
| | All devices | 1.8 | 3.27 | mA | -40°C | | | | | | |
| | | 1.8 | 3.27 | mA | +25°C | VDD = 2.0V ⁽⁵⁾ | | | | | |
| | | 1.9 | 3.27 | mA | +85°C | | | | | | |
| | All devices | 4.0 | 5.57 | mA | -40°C | | Fosc = 1 MHz | | | | |
| | | 3.7 | 5.57 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | (PRI_IDLE mode, | | | | |
| | | 3.5 | 5.57 | mA | +85°C | | EC oscillator) | | | | |
| | All devices | 4.2 | 5.97 | mA | -40°C | | | | | | |
| | | 4.0 | 5.97 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | | | | | |
| | | 3.8 | 5.97 | mA | +85°C | | | | | | |
| | All devices | 2.4 | 4.47 | mA | -40°C | | | | | | |
| | | 2.4 | 4.47 | mA | +25°C | VDD = 2.0V ⁽⁵⁾ | | | | | |
| | | 2.5 | 4.47 | mA | +85°C | | | | | | |
| | All devices | 4.7 | 6.97 | mA | -40°C | | Fosc = 4 MHz | | | | |
| | | 4.4 | 6.97 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | (PRI_IDLE mode, | | | | |
| | | 4.8 | 6.97 | mA | +85°C | | EC oscillator) | | | | |
| | All devices | 5.1 | 7.47 | mA | -40°C | | | | | | |
| | | 4.9 | 7.47 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | | | | | |
| | | 4.8 | 7.47 | mA | +85°C | | | | | | |
| | All devices | 13.4 | 18.7 | mA | -40°C | | | | | | |
| | | 13.0 | 18.7 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | E 1 1 1 1 1 | | | | |
| | | 13.0 | 18.7 | mA | +85°C | | Fosc = 40 MHz (PRI_IDLE mode, | | | | |
| | All devices | 14.8 | 19.7 | mA | -40°C | | EC oscillator) | | | | |
| | | 14.4 | 19.7 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | , | | | | |
| | | 14.5 | 19.7 | mA | +85°C | | | | | | |

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- **5**: ENVREG tied to Vss, voltage regulator disabled.
- 6: ENVREG tied to VDD, voltage regulator enabled.

| | 7J10 Family strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | |
|--------------|---------------------------------------|--|------|-------|------------|---------------------------|------------------------------|--|--|--|
| Param No. | Device | Тур | Max | Units | Conditions | | | | | |
| | Supply Current (IDD) ^(2,3) | | | | | | | | | |
| | All devices | 1.8 | 3.27 | mA | -10°C | | | | | |
| | | 1.8 | 3.27 | mA | +25°C | VDD = 2.0V ⁽⁵⁾ | | | | |
| | | 1.9 | 3.27 | mA | +70°C | | | | | |
| | All devices | 4.0 | 5.57 | mA | -10°C | | Fosc = 32 kHz ⁽⁴⁾ | | | |
| | | 3.7 | 5.57 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | (SEC_RUN mode, | | | |
| | | 3.5 | 5.57 | mA | +70°C | | Timer1 as clock) | | | |
| | All devices | 4.2 | 5.97 | mA | -10°C | | | | | |
| | | 4.0 | 5.97 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | | | | |
| | | 3.8 | 5.97 | mA | +70°C | | | | | |
| | All devices | 1.8 | 3.27 | mA | -10°C | | | | | |
| | | 1.8 | 3.27 | mA | +25°C | VDD = 2.0V ⁽⁵⁾ | | | | |
| | | 1.9 | 3.27 | mA | +70°C | | | | | |
| | All devices | 4.0 | 5.57 | mA | -10°C | | Fosc = 32 kHz ⁽⁴⁾ | | | |
| | | 3.7 | 5.57 | mA | +25°C | VDD = 2.5V ⁽⁵⁾ | (SEC_IDLE mode, | | | |
| | | 3.5 | 5.57 | mA | +70°C | | Timer1 as clock) | | | |
| | All devices | 4.2 | 5.97 | mA | -10°C | | | | | |
| | | 4.0 | 5.97 | mA | +25°C | VDD = 3.3V ⁽⁶⁾ | | | | |
| | | 3.8 | 5.97 | mA | +70°C | | | | | |

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

5: ENVREG tied to Vss, voltage regulator disabled.

6: ENVREG tied to VDD, voltage regulator enabled.

| PIC18F8 (Indus | 7J10 Family strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|--------------------|--------------------------------|--|---------|-------|----------------|------------|---------------------------------|--|--|
| Param No. | Device | Тур | Max | Units | | Conditions | | | |
| | Module Differential Currents (| Alwdt, / | \loscв, | Alad) | | | | | |
| D022 | Watchdog Timer | 1.9 | 4.5 | μA | -40°C | | | | |
| $(\Delta I W D T)$ | | 1.9 | 5.1 | μΑ | +25°C | VDD = 2.0V | | | |
| | | 1.3 | 5.1 | μA | +85°C | | | | |
| | | 2.7 | 5.4 | μA | -40°C | | | | |
| | | 2.75 | 6.0 | μA | +25°C | VDD = 2.5V | | | |
| | | 1.7 | 6.0 | μA | +85°C | | | | |
| | | 1.3 | 10.5 | μA | -40°C | | | | |
| | | 2.1 | 10.5 | μA | +25°C | VDD = 3.3V | | | |
| | | 2.0 | 10.5 | μA | +85°C | | | | |
| D025 | Timer1 Oscillator | 8.1 | 18.5 | μA | -40°C | | | | |
| $(\Delta IOSCB)$ | | 10.8 | 19.1 | μA | +25°C | VDD = 2.0V | 32 kHz on Timer1 ⁽³⁾ | | |
| | | 13.9 | 19.1 | μA | +85°C | | | | |
| | | 8.2 | 18.5 | μA | -40°C | | | | |
| | | 11.0 | 19.1 | μA | +25°C | VDD = 2.5V | 32 kHz on Timer1 ⁽³⁾ | | |
| | | 13.9 | 19.1 | μA | +85°C | | | | |
| | | 7.9 | 19.1 | μA | -40°C | | | | |
| | | 10.7 | 19.1 | μA | +25°C | VDD = 3.3V | 32 kHz on Timer1 ⁽³⁾ | | |
| | | 13.5 | 19.1 | μA | +85°C | | | | |
| D026 | A/D Converter | 1.2 | 10.9 | μA | -40°C to +85°C | VDD = 2.0V | | | |
| (Δ IAD) | | 1.2 | 11.4 | μA | -40°C to +85°C | VDD = 2.5V | A/D on, not converting | | |
| | | 1.2 | 11.9 | μA | -40°C to +85°C | VDD = 3.3V | | | |

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

5: ENVREG tied to Vss, voltage regulator disabled.

6: ENVREG tied to VDD, voltage regulator enabled.

27.3 DC Characteristics: PIC18F87J10 Family (Industrial)

| DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | |
|--------------------|--------|--|--|----------|-------|---|
| Param No. | Symbol | Characteristic | Min | Мах | Units | Conditions |
| | VIL | Input Low Voltage | | | | |
| | | All I/O Ports: | | | | |
| D030 | | with TTL buffer | Vss | 0.15 Vdd | V | Vdd < 3.3V |
| D030A | | | — | 0.8 | V | $3.3V \leq V\text{DD} \leq 3.6V$ |
| D031 | | with Schmitt Trigger Buffer | Vss | 0.2 VDD | V | |
| D031A | | RC3 and RC4 | Vss | 0.3 VDD | V | I ² C™ enabled |
| D031B | | | Vss | 0.8 | V | SMBus enabled |
| D032 | | MCLR | Vss | 0.2 Vdd | V | |
| D033 | | OSC1 | Vss | 0.3 VDD | V | HS, HSPLL modes |
| D033A | | OSC1 | Vss | 0.2 VDD | V | EC, ECPLL modes ⁽¹⁾ |
| D034 | | T1CKI | Vss | 0.3 | V | |
| | Vih | Input High Voltage | | | | |
| | | I/O Ports with non 5.5V Tolerance: ⁽⁴⁾ | | | | |
| D040 | | with TTL Buffer | 0.25 VDD + 0.8V | Vdd | V | Vdd < 3.3V |
| D040A | | | 2.0 | Vdd | V | $3.3V \leq V\text{DD} \leq 3.6V$ |
| D041 | | with Schmitt Trigger Buffer | 0.8 Vdd | Vdd | V | |
| | | I/O Ports with 5.5V Tolerance: ⁽⁴⁾ | | | | |
| D041A | | RC3 and RC4 | 0.7 Vdd | Vdd | V | I ² C enabled |
| D041B | | | 2.1 | Vdd | V | SMBus enabled |
| Dxxx | | with TTL Buffer | 0.25 VDD + 0.8V | 5.5 | V | Vdd < 3.3V |
| DxxxA | | | 2.0 | 5.5 | V | $3.3V \leq V\text{DD} \leq 3.6V$ |
| Dxxx | | with Schmitt Trigger Buffer | 0.8 Vdd | 5.5 | V | |
| D042 | | MCLR | 0.8 Vdd | Vdd | V | |
| D043 | | OSC1 | 0.7 Vdd | Vdd | V | HS, HSPLL modes |
| D043A | | OSC1 | 0.8 Vdd | Vdd | V | EC, ECPLL modes |
| D044 | | T1CKI | 1.6 | Vdd | V | |
| | lı∟ | Input Leakage Current ^(2,3) | | | | |
| D060 | | I/O Ports with non 5.5V Tolerance: ⁽⁴⁾ | _ | ±1 | μA | $Vss \le VPIN \le VDD,$ Pin at high-impedance |
| D060A | | I/O Ports with 5.5V Tolerance: ⁽⁴⁾ | _ | ±1 | μA | Vss \leq VPIN \leq 5.5V. Pin at high-impedance |
| D061 | | MCLR | _ | ±1 | μA | $Vss \le VPIN \le VDD$ |
| D063 | | OSC1 | | ±5 | μΑ | $Vss \le VPIN \le VDD$ |

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 11-2 for the pins that have corresponding tolerance limits.

27.3 DC Characteristics: PIC18F87J10 Family (Industrial) (Continued)

| DC CHA | RACTE | RISTICS | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | |
|---------------------|--------|--|--|-----|-------|--|--|--|
| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions | | |
| | IPU | Weak Pull-up Current | | | | | | |
| D070 | IPURB | PORTB Weak Pull-up Current | 30 | 240 | μA | VDD = 3.3V, VPIN = VSS | | |
| | Vol | Output Low Voltage | | | | | | |
| D080 | | I/O Ports (PORTB, PORTC) | — | 0.4 | V | IOL = 8.5 mA, VDD 3.3V | | |
| | | I/O Ports (PORTD, PORTE, PORTJ) | _ | 0.4 | V | IOL = 3.4 mA, VDD 3.3V | | |
| | | I/O Ports (PORTA, PORTF, PORTG, PORTH) | _ | 0.4 | V | IOL = 3.4 mA, VDD 3.3V | | |
| D083 | | OSC2/CLKO (EC, ECIO modes) | _ | 0.4 | V | IOL = 1.0 mA, VDD 3.3V | | |
| | Vон | Output High Voltage ⁽³⁾ | | | | | | |
| D090 | | I/O Ports (PORTB, PORTC) | 2.4 | _ | V | Iol = -6 mA, VDD 3.3V | | |
| | | I/O Ports (PORTD, PORTE, PORTJ) | 2.4 | — | V | IOL = -2 mA, VDD 3.3V | | |
| | | I/O Ports (PORTA, PORTF, PORTG, PORTH) | 2.4 | — | V | IOL = -2 mA, VDD 3.3V | | |
| D092 | | OSC2/CLKO (EC, ECIO modes) | 2.4 | — | V | IOL = 1 mA, VDD 3.3V | | |
| | | Capacitive Loading Specs on Output Pins | | | | | | |
| D100 ⁽⁴⁾ | Cosc2 | OSC2 Pin | _ | 15 | pF | In HS mode when external clock is used to drive OSC1 | | |
| D101 | Сю | All I/O Pins | _ | 50 | pF | To meet the AC Timing Specifications | | |
| D102 | Св | SCLx, SDAx | _ | 400 | pF | I ² C [™] Specification | | |

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 11-2 for the pins that have corresponding tolerance limits.

| DC CHA | ARACTE | ERISTICS | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | |
|--------------|--------|---------------------------------------|------|--|-----|-------|---|--|--|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | |
| | | Program Flash Memory | | | | | | | |
| D130 | Eр | Cell Endurance | 100 | 1K | — | E/W | -40°C to +85°C | | |
| D131 | Vpr | VDD for Read | VMIN | — | 3.6 | V | Vмın = Minimum operating voltage | | |
| D132 | Vpew | Voltage for Self-Timed Erase or Write | | | | | | | |
| | | VDD | 2.35 | _ | 3.6 | V | ENVREG = 0 | | |
| | | VDDCORE | 2.25 | _ | 2.7 | V | ENVREG = 1 | | |
| D133A | Tiw | Self-Timed Write Cycle Time | — | 2.8 | _ | ms | | | |
| D133B | TIE | Self-Timed Page Erase Cycle Time | - | 33.0 | — | ms | | | |
| D134 | TRETD | Characteristic Retention | 20 | — | — | Year | Provided no other specifications are violated | | |
| D135 | IDDP | Supply Current during Programming | - | 10 | — | mA | | | |
| D140 | TWE | Writes per Erase Cycle | — | — | 1 | | For each physical address | | |

TABLE 27-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

| Operating Conditions: $3.0V < V_{DD} < 3.6V$, -40°C < TA < +85°C (unless otherwise stated) | | | | | | | | | |
|--|--------|---|-----|------|-----------|-------|----------|--|--|
| Param No. | Sym | Characteristics | Min | Тур | Мах | Units | Comments | | |
| D300 | VIOFF | Input Offset Voltage | _ | ±5.0 | ±25 | mV | | | |
| D301 | VICM | Input Common Mode Voltage | 0 | _ | Vdd - 1.5 | V | | | |
| D302 | CMRR | Common Mode Rejection Ratio | 55 | _ | _ | dB | | | |
| D303 | TRESP | Response Time ⁽¹⁾ | _ | 150 | 400 | ns | | | |
| D304 | TMC20V | Comparator Mode Change to Output Valid | — | — | 10 | μS | | | |
| D305 | Virv | Internal Reference Voltage | — | 1.2 | _ | V | | | |

TABLE 27-2: COMPARATOR SPECIFICATIONS

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 27-3: VOLTAGE REFERENCE SPECIFICATIONS

| Operating | Operating Conditions: $3.0V < V_{DD} < 3.6V$, -40°C < TA < +85°C (unless otherwise stated) | | | | | | | | | |
|--------------|--|------------------------------|--------|-----|--------|-------|----------|--|--|--|
| Param No. | Sym | Characteristics | Min | Тур | Мах | Units | Comments | | | |
| D310 | VRES | Resolution | VDD/24 | _ | VDD/32 | LSb | | | | |
| D311 | VRAA | Absolute Accuracy | — | _ | 1/2 | LSb | | | | |
| D312 | VRur | Unit Resistor Value (R) | _ | 2k | _ | Ω | | | | |
| D313 | TSET | Settling Time ⁽¹⁾ | — | — | 10 | μS | | | | |

Note 1: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'.

TABLE 27-4: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

| Operatir | Operating Conditions: -40°C < TA < +85°C (unless otherwise stated) | | | | | | | | | |
|--|---|---------------------------------|-----|-----|---|----|---|--|--|--|
| Param No.SymCharacteristicsMinTypMaxUnitsComments | | | | | | | | | | |
| | Vrgout | Regulator Output Voltage | — | 2.5 | — | V | | | | |
| | CEFC | External Filter Capacitor Value | 4.7 | 10 | _ | μF | Capacitor must be low series resistance (<5 Ohms) | | | |

27.4 AC (Timing) Characteristics

27.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

| 1. TppS2ppS | 3 | 3. Tcc:st | (I ² C specifications only) |
|----------------------------|---------------------------------|-----------|--|
| 2. TppS | | 4. Ts | (I ² C specifications only) |
| Т | | | |
| F | Frequency | Т | Time |
| Lowercase le | etters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | osc | OSC1 |
| ck | CLKO | rd | RD |
| cs | CS | rw | RD or WR |
| di | SDI | sc | SCK |
| do | SDO | ss | SS |
| dt | Data in | tO | TOCKI |
| io | I/O port | t1 | T13CKI |
| mc | MCLR | wr | WR |
| Uppercase le | etters and their meanings: | • | |
| S | | | |
| F | Fall | Р | Period |
| н | High | R | Rise |
| I | Invalid (High-impedance) | V | Valid |
| L | Low | Z | High-impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |
| TCC:ST (I ² C s | specifications only) | | |
| CC | | | |
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | Stop condition |
| STA | Start condition | | |


27.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-3 specifies the load conditions for the timing specifications.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

| | Standard Operating Conditions (unless otherwise stated) |
|--------------------|---|
| AC CHARACTERISTICS | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial |
| AC CHARACTERISTICS | Operating voltage VDD range as described in DC spec Section 27.1 and |
| | Section 27.3. |

FIGURE 27-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Мах | Units | Conditions |
|---------------|---------------|---|-----|-----|-------|-------------------------------|
| 1A | Fosc | External CLKI Frequency ⁽¹⁾ | DC | 25 | MHz | HS Oscillator mode |
| | | | DC | 40 | MHz | EC Oscillator mode |
| | | | DC | 10 | MHz | HSPLL, ECPLL Oscillator modes |
| | | Oscillator Frequency ⁽¹⁾ | 4 | 25 | MHz | HS Oscillator mode |
| | | | 4 | 10 | MHz | HS/EC + PLL Oscillator mode |
| 1 | Tosc | External CLKI Period ⁽¹⁾ | 40 | _ | ns | HS Oscillator mode |
| | | | 25 | _ | ns | EC Oscillator mode |
| | | Oscillator Period ⁽¹⁾ | 40 | 250 | ns | HS Oscillator mode |
| | | | 100 | 250 | ns | HS/EC + PLL Oscillator mode |
| 2 | Тсү | Instruction Cycle Time ⁽¹⁾ | 100 | _ | ns | Tcy = 4/Fosc, Industrial |
| 3 | TosL, TosH | External Clock in (OSC1) High or Low Time | 10 | — | ns | HS Oscillator mode |
| 4 | TosR, TosF | External Clock in (OSC1) Rise or Fall Time | — | 7.5 | ns | HS Oscillator mode |

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

| | | | - (| | - / | | |
|--------------|-----------------|-------------------------------|-----|------|-----|-------|------------|
| Param No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions |
| F10 | Fosc | Oscillator Frequency Range | 4 | _ | 10 | MHz | |
| F11 | Fsys | On-Chip VCO System Frequency | 16 | _ | 40 | MHz | |
| F12 | t _{rc} | PLL Start-up Time (Lock Time) | — | — | 2 | ms | |
| F13 | ΔCLK | CLKO Stability (Jitter) | -2 | _ | +2 | % | |

TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 3.6V)

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 27-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F87J10 FAMILY (INDUSTRIAL)

| Para No | Characteristic | Min | Тур | Мах | Units | Conditions |
|------------|--|-------|-----|-------|-------|--------------------------------|
| | INTRC Accuracy @ Freq = 31 kHz ⁽¹ | 21.88 | _ | 40.63 | kHz | -40°C to +85°C, VDD = 2.0-3.3V |

Note 1: INTRC frequency after calibration. Change of INTRC frequency as VDD changes.




FIGURE 27-5: CLKO AND I/O TIMING


| TABLE 27-9: CLKO AND I/O TIMING REQUIREMEN | ΤS |
|--|----|
|--|----|

| Param No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions |
|--------------|----------|--|---------------|-----|--------------|-------|------------|
| 10 | TosH2cĸL | OSC1 ↑ to CLKO \downarrow | | 75 | 200 | ns | (Note 1) |
| 11 | TosH2ckH | OSC1 ↑ to CLKO ↑ | — | 75 | 200 | ns | (Note 1) |
| 12 | TCKR | CLKO Rise Time | — | 15 | 30 | ns | (Note 1) |
| 13 | ТскF | CLKO Fall Time | — | 15 | 30 | ns | (Note 1) |
| 14 | TCKL2IOV | CLKO ↓ to Port Out Valid | — | | 0.5 Tcy + 20 | ns | |
| 15 | TюV2скН | Port In Valid before CLKO ↑ | 0.25 TCY + 25 | | — | ns | |
| 16 | TckH2iol | Port In Hold after CLKO ↑ | 0 | _ | _ | ns | |
| 17 | TosH2IoV | OSC1 ↑ (Q1 cycle) to Port Out Valid | _ | 50 | 150 | ns | |
| 18 | TosH2iol | OSC1 [↑] (Q2 cycle) to Port Input Invalid | 100 | | — | ns | |
| 18A | | (I/O in hold time) | 200 | _ | — | ns | VDD = 2.0V |
| 19 | TioV2osH | Port Input Valid to OSC1 ↑ (I/O in setup time) | 0 | _ | — | ns | |
| 20 | TIOR | Port Output Rise Time | — | | 6 | ns | |
| 20A | | | _ | | _ | | |
| 21 | TIOF | Port Output Fall Time | — | | 5 | ns | |
| 21A | | | _ | _ | _ | | |
| 22† | TINP | INTx Pin High or Low Time | Тсү | | — | ns | |
| 23† | Trbp | RB<7:4> Change INTx High or Low Time | Тсү | _ | _ | ns | |

Legend: TBD = To Be Determined


† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




| TABLE 27-7: | PROGRAM MEMORY FETCH TIMING REQUIREMENTS (8-BIT | Γ) |
|--------------------|---|----|
|--------------------|---|----|

| Param No | Symbol | Characteristics | Min | Тур | Мах | Units |
|-------------|----------|---|---------------|-----|---------------|-------|
| 150 | TadV2alL | Address Out Valid to ALE \downarrow (address setup time) | 0.25 Tcy – 10 | _ | _ | ns |
| 151 | TalL2adl | ALE \downarrow to Address Out Invalid (address hold time) | 5 | | — | ns |
| 153 | BA01 | BA0 \uparrow to Most Significant Data Valid | 0.125 TCY | | — | ns |
| 154 | BA02 | BA0 \downarrow to Least Significant Data Valid | 0.125 TCY | | — | ns |
| 155 | TalL2oeL | ALE \downarrow to $\overline{OE} \downarrow$ | 0.125 TCY | | — | ns |
| 161 | ToeH2adD | OE ↑ to A/D Driven | 0.125 Tcy – 5 | _ | — | ns |
| 162 | TadV2oeH | Least Significant Data Valid Before \overline{OE} \uparrow (data setup time | 20 | — | — | ns |
| 162A | TadV2oeH | Most Significant Data Valid Before OE ↑ (data setup time) | 0.25 Tcy + 20 | _ | — | ns |
| 163 | ToeH2adI | OE ↑ to Data in Invalid (data Hold Time) | 0 | | _ | ns |
| 166 | TalH2alH | ALE \uparrow to ALE \uparrow (cycle time) | | TCY | | ns |
| 167 | TACC | Address Valid to Data Valid | 0.5 Tcy – 10 | | — | ns |
| 168 | Тое | $\overline{OE} \downarrow$ to Data Valid | — | | 0.125 Tcy + 5 | ns |
| 170 | TubH2oeH | BA0 = 0 Valid Before OE ↑ | 0.25 TCY | | _ | ns |
| 170A | TubL2oeH | BA0 = 1 Valid Before \overline{OE} \uparrow | 0.5 TCY | _ | — | ns |



| Param. No | Symbol | Characteristics | Min | Тур | Мах | Units |
|--------------|----------|---|----------------|-----------|----------------|-------|
| 150 | TadV2alL | Address Out Valid to ALE \downarrow (address setup time) | 0.25 Tcy – 10 | | _ | ns |
| 151 | TalL2adl | ALE \downarrow to Address Out Invalid (address hold time) | 5 | — | — | ns |
| 155 | TalL2oeL | ALE \downarrow to $\overline{OE} \downarrow$ | 10 | 0.125 Tcy | — | ns |
| 160 | TadZ2oeL | AD High-Z to $\overline{OE} \downarrow$ (bus release to \overline{OE}) | 0 | _ | — | ns |
| 161 | ToeH2adD | OE ↑ to AD Driven | 0.125 Tcy – 5 | _ | _ | ns |
| 162 | TadV2oeH | LS Data Valid before \overline{OE} \uparrow (data setup time) | 20 | _ | — | ns |
| 163 | ToeH2adl | \overline{OE} \uparrow to Data In Invalid (data hold time) | 0 | _ | _ | ns |
| 164 | TalH2alL | ALE Pulse Width | — | 0.25 TCY | — | ns |
| 165 | ToeL2oeH | OE Pulse Width | 0.5 Tcy – 5 | 0.5 TCY | — | ns |
| 166 | TalH2alH | ALE \uparrow to ALE \uparrow (cycle time) | — | Тсү | — | ns |
| 167 | Tacc | Address Valid to Data Valid | 0.75 Tcy – 25 | - | — | ns |
| 168 | Тое | OE ↓ to Data Valid | | | 0.5 Tcy – 25 | ns |
| 169 | TalL2oeH | ALE ↓ to OE ↑ | 0.625 Tcy – 10 | _ | 0.625 Tcy + 10 | ns |
| 171 | TalH2csL | Chip Enable Active to ALE \downarrow | 0.25 Tcy – 20 | _ | — | ns |
| 171A | TubL2oeH | AD Valid to Chip Enable Active | | _ | 10 | ns |

| TABLE 27-10. | CI KO AND I/C | TIMING REQUIREMENTS |
|----------------|---------------|---------------------|
| IADEE 27 - 10. | | |



| TABLE 27-11: | PROGRAM MEMORY WRITE TIMING REQUIREMENTS |
|--------------|--|
|--------------|--|

| Param. No | Symbol | Characteristics Min | | Тур | Max | Units |
|--------------|----------|--|---------------|---------|-----|-------|
| 150 | TadV2alL | Address Out Valid to ALE \downarrow (address setup time) | 0.25 Tcy – 10 | — | _ | ns |
| 151 | TalL2adl | ALE \downarrow to Address Out Invalid (address hold time) | 5 | — | | ns |
| 153 | TwrH2adl | \overline{WRn} \uparrow to Data Out Invalid (data hold time) | 5 | _ | _ | ns |
| 154 | TwrL | WRn Pulse Width | 0.5 TCY – 5 | 0.5 TCY | _ | ns |
| 156 | TadV2wrH | Data Valid before \overline{WRn} \uparrow (data setup time) | 0.5 Tcy – 10 | — | _ | ns |
| 157 | TbsV2wrL | Byte Select Valid before WRn ↓ (byte select setup time) | 0.25 TCY | — | _ | ns |
| 157A | TwrH2bsl | WRn ↑ to Byte Select Invalid (byte select hold time) | 0.125 Tcy – 5 | _ | _ | ns |
| 166 | TalH2alH | ALE \uparrow to ALE \uparrow (cycle time) | — | Тсү | _ | ns |
| 171 | TalH2csL | Chip Enable Active to ALE \downarrow | 0.25 TCY – 20 | — | _ | ns |
| 171A | TubL2oeH | AD Valid to Chip Enable Active | | _ | 10 | ns |





FIGURE 27-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 27-12:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions |
|---------------|--------|---|-----------|-----|-----------|-------|--------------------|
| 30 | ТмсL | MCLR Pulse Width (low) | 2 | | | μS | |
| 31 | Twdt | Watchdog Timer Time-out Period (no postscaler) | 3.5 | 4.1 | 4.9 | ms | |
| 32 | Tost | Oscillation Start-up Timer Period | 1024 Tosc | _ | 1024 Tosc | — | Tosc = OSC1 period |
| 33 | TPWRT | Power-up Timer Period | 57.4 | 66 | 77.7 | ms | |
| 34 | Tioz | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | — | 2 | — | μS | |
| 38 | TCSD | CPU Start-up Time | — | 200 | _ | μS | |





| TABLE 27-13: | TIMER0 AND TIMER1 | EXTERNAL | CLOCK REQUIREMENTS |
|--------------|-------------------|----------|--------------------|
|--------------|-------------------|----------|--------------------|

| Param No. | Symbol | | Characteristic | | Min | Мах | Units | Conditions |
|--------------|-----------|--------------------------------|---|----------------|---|--------|-------|--|
| 40 | T⊤0H | T0CKI High P | ulse Width | No prescaler | 0.5 Tcy + 20 | — | ns | |
| | | | | With prescaler | 10 | — | ns | |
| 41 | T⊤0L | T0CKI Low Pu | ulse Width | No prescaler | 0.5 Tcy + 20 | — | ns | |
| | | | | With prescaler | 10 | | ns | |
| 42 | T⊤0P | T0CKI Period | | No prescaler | Tcy + 10 | | ns | |
| | | | | With prescaler | Greater of: 20 ns or (TcY + 40)/N | _ | ns | N = prescale value (1, 2, 4,, 256) |
| 45 | T⊤1H | 1H T13CKI High Time | Synchronous, n | o prescaler | 0.5 Tcy + 20 | — | ns | |
| | | | Synchronous, w | vith prescaler | 10 | | ns | |
| | | | Asynchronous | | 30 | | ns | |
| 46 | T⊤1L | T13CKI Low | IL T13CKI Low Synchronous, no prescaler | o prescaler | 0.5 Tcy + 5 | | ns | |
| | | Time | Synchronous, with prescaler | | 10 | | ns | |
| | | | Asynchronous | | 30 | — | ns | |
| 47 | T⊤1P | T13CKI Input Period | Synchronous | | Greater of: 20 ns or (Tcy + 40)/N | | ns | N = prescale value (1, 2, 4, 8) |
| | | | Asynchronous | | 60 | — | ns | |
| | F⊤1 | T13CKI Oscill | ator Input Frequency Range | | DC | 50 | kHz | |
| 48 | TCKE2TMRI | Delay from Ex Timer Increme | tternal T13CKI C ent | lock Edge to | 2 Tosc | 7 Tosc | | |

FIGURE 27-12: CAPTURE/COMPARE/PWM TIMINGS (INCLUDING ECCP MODULES)




TABLE 27-14: CAPTURE/COMPARE/PWM REQUIREMENTS (INCLUDING ECCP MODULES)

| Param No. | Symbol | с | haracteristic | Min | Max | Units | Conditions |
|--------------|--------|------------------|----------------|------------------------|-----|-------|------------------------------------|
| 50 | TccL | CCPx Input Low | No prescaler | 0.5 TCY + 20 | | ns | |
| | | Time | With prescaler | 10 | _ | ns | |
| 51 | ТссН | CCPx Input | No prescaler | 0.5 TCY + 20 | _ | ns | |
| | | High Time | With prescaler | 10 | _ | ns | |
| 52 | TCCP | CCPx Input Perio | od | <u>3 Tcy + 40</u> N | _ | ns | N = prescale value (1, 4 or 16) |
| 53 | TccR | CCPx Output Fal | ll Time | — | 25 | ns | |
| 54 | TCCF | CCPx Output Fal | II Time | — | 25 | ns | |

TABLE 27-15: PARALLEL SLAVE PORT REQUIREMENTS

| Param. No. | Symbol | Characteristic | | Мах | Units | Conditions |
|---------------|----------|---|----|-------|-------|------------|
| 62 | TdtV2wrH | Data In Valid before $\overline{WR} \uparrow or \overline{CS} \uparrow (setup time)$ | 20 | | ns | |
| 63 | TwrH2dtl | $\overline{\text{WR}}$ \uparrow or $\overline{\text{CS}}$ \uparrow to Data–In Invalid (hold time) | 20 | | ns | |
| 64 | TrdL2dtV | $\overline{RD} \downarrow and \ \overline{CS} \downarrow to \ Data-Out \ Valid$ | — | 80 | ns | |
| 65 | TrdH2dtl | \overline{RD} \uparrow or \overline{CS} \downarrow to Data–Out Invalid | 10 | 30 | ns | |
| 66 | TibfINH | Inhibit of the IBF Flag bit being Cleared from $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ | | 3 TCY | | |




FIGURE 27-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 27-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

| Param No. | Symbol | mbol Characteristic Min M | | Max | Units | Conditions |
|--------------|-----------------------|--|-----|-----|-------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{\text{SSx}} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input | Тсү | — | ns | |
| 73 | TDIV2scH, TDIV2scL | Setup Time of SDIx Data Input to SCKx Edge | 20 | — | ns | |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the 1st Clock Edge 1.5 Tcy + 40 of Byte 2 | | — | ns | (Note 1) |
| 74 | TscH2DIL, TscL2DIL | Hold Time of SDIx Data Input to SCKx Edge | 40 | — | ns | |
| 75 | TDOR | SDOx Data Output Rise Time | — | 25 | ns | |
| 76 | TdoF | SDOx Data Output Fall Time | — | 25 | ns | |
| 78 | TscR | SCKx Output Rise Time (Master mode) | — | 25 | ns | |
| 79 | TscF | SCKx Output Fall Time (Master mode) | — | 25 | ns | |
| 80 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | | 50 | ns | |

Note 1: Only if Parameter #71A and #72A are used.




FIGURE 27-14: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 27-17: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

| Param. No. | Symbol | Characteristic | Min | Max | Units | Conditions |
|---------------|-----------------------|--|-----|-----|-------|------------|
| 73 | TDIV2scH, TDIV2scL | Setup Time of SDIx Data Input to SCKx Edge | 20 | _ | ns | |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the 1st Clock Edge1.5 Tcy + 40of Byte 2 | | _ | ns | (Note 1) |
| 74 | TscH2DIL, TscL2DIL | Hold Time of SDIx Data Input to SCKx Edge | 40 | _ | ns | |
| 75 | TDOR | SDOx Data Output Rise Time | — | 25 | ns | |
| 76 | TdoF | SDOx Data Output Fall Time | — | 25 | ns | |
| 78 | TscR | SCKx Output Rise Time (Master mode) | — | 25 | ns | |
| 79 | TscF | SCKx Output Fall Time (Master mode) | — | 25 | ns | |
| 80 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 50 | ns | |
| 81 | TDOV2scH, TDOV2scL | SDOx Data Output Setup to SCKx Edge | Тсү | — | ns | |

Note 1: Only if Parameter #71A and #72A are used.




TABLE 27-18: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

| Param No. | Symbol | Characteristic | | Min | Max | Units | Conditions |
|--------------|-----------------------|---|-------------------------------|---------------|-----|-------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input | fx ↓ or SCKx \uparrow Input | | | ns | |
| 71 | TscH | | | 1.25 Tcy + 30 | _ | ns | |
| 71A | | (Slave mode) | Single Byte | 40 | _ | ns | (Note 1) |
| 72 | TscL | SCKx Input Low Time | Continuous | 1.25 Tcy + 30 | | ns | |
| 72A | | (Slave mode) | Single Byte | 40 | _ | ns | (Note 1) |
| 73 | TDIV2scH, TDIV2scL | Setup Time of SDIx Data Input to SCKx Edge | | 20 | | ns | |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the First Clo | ck Edge of Byte 2 | 1.5 Tcy + 40 | _ | ns | (Note 2) |
| 74 | TscH2DIL, TscL2DIL | Hold Time of SDIx Data Input to SCKx I | Edge | 40 | | ns | |
| 75 | TDOR | SDOx Data Output Rise Time | | | 25 | ns | |
| 76 | TDOF | SDOx Data Output Fall Time | | — | 25 | ns | |
| 77 | TssH2doZ | SSx ↑ to SDOx Output High-Impedance | 9 | 10 | 50 | ns | |
| 80 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | | _ | 50 | ns | |
| 83 | TscH2ssH, TscL2ssH | SSx ↑ after SCKx Edge | | 1.5 TCY + 40 | _ | ns | |

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.




FIGURE 27-16: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

| TABLE 27-19: | EXAMPLE SPI SLAVE MODE REQUIREMENTS (CH | (E = 1) |
|--------------|---|----------------|
|--------------|---|----------------|

| Param No. | Symbol | Characteristic | | Min | Max | Units | Conditions |
|--------------|-----------------------|---|---|---------------|-----|-------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input | | Тсү | | ns | |
| 71 | TscH | SCKx Input High Time | Continuous | 1.25 Tcy + 30 | _ | ns | |
| 71A | | (Slave mode) | Single Byte | 40 | _ | ns | (Note 1) |
| 72 | TscL | SCKx Input Low Time | CKx Input Low Time Continuous 1.2 | | _ | ns | |
| 72A | | (Slave mode) | Single Byte | 40 | _ | ns | (Note 1) |
| 73A | Тв2в | Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 | | 1.5 Tcy + 40 | _ | ns | (Note 2) |
| 74 | TscH2DIL, TscL2DIL | Hold Time of SDIx Data Input to SC | Hold Time of SDIx Data Input to SCKx Edge | | _ | ns | |
| 75 | TDOR | SDOx Data Output Rise Time | | | 25 | ns | |
| 76 | TDOF | SDOx Data Output Fall Time | | | 25 | ns | |
| 77 | TssH2doZ | SSx ↑ to SDOx Output High-Impeda | ance | 10 | 50 | ns | |
| 80 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | | _ | 50 | ns | |
| 82 | TssL2DoV | SDOx Data Output Valid after $\overline{SSx} \downarrow Edge$ | | _ | 50 | ns | |
| 83 | TscH2ssH, TscL2ssH | SSx ↑ after SCKx Edge | | 1.5 Tcy + 40 | _ | ns | |

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.





TABLE 27-20: I²C[™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

| Param. No. | Symbol | Characte | ristic | Min | Max | Units | Conditions |
|---------------|---------|-----------------|--------------|------|-----|-------|------------------------------|
| 90 | TSU:STA | Start Condition | 100 kHz mode | 4700 | _ | ns | Only relevant for Repeated |
| | | Setup Time | 400 kHz mode | 600 | — | | Start condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 4000 | _ | ns | After this period, the first |
| | | Hold Time | 400 kHz mode | 600 | _ | | clock pulse is generated |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 4700 | _ | ns | |
| | | Setup Time | 400 kHz mode | 600 | _ | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 4000 | _ | ns | |
| | | Hold Time | 400 kHz mode | 600 | | | |

FIGURE 27-18: I²C™ E

I²C[™] BUS DATA TIMING



| Param. No. | Symbol | Characteris | tic | Min | Max | Units | Conditions |
|---------------|---------|----------------------------|--------------|-------------|------|-------|--|
| 100 | Тнідн | Clock High Time | 100 kHz mode | 4.0 | _ | μs | |
| | | | 400 kHz mode | 0.6 | _ | μS | |
| | | | MSSP Module | 1.5 TCY | _ | | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 4.7 | _ | μs | |
| | | | 400 kHz mode | 1.3 | _ | μs | |
| | | | MSSP Module | 1.5 TCY | _ | | |
| 102 | TR | SDAx and SCLx Rise Time | 100 kHz mode | — | 1000 | ns | |
| | | | 400 kHz mode | 20 + 0.1 Св | 300 | ns | CB is specified to be from 10 to 400 pF |
| 103 | TF | SDAx and SCLx Fall Time | 100 kHz mode | _ | 300 | ns | |
| | | | 400 kHz mode | 20 + 0.1 Св | 300 | ns | CB is specified to be from 10 to 400 pF |
| 90 | TSU:STA | Start Condition Setup Time | 100 kHz mode | 4.7 | | μS | Only relevant for Repeated |
| | | | 400 kHz mode | 0.6 | _ | μs | Start condition |
| 91 | THD:STA | Start Condition Hold Time | 100 kHz mode | 4.0 | — | μs | After this period, the first clock |
| | | | 400 kHz mode | 0.6 | — | μs | pulse is generated |
| 106 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | — | ns | |
| | | | 400 kHz mode | — | 0.9 | μs | |
| 107 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | — | ns | (Note 2) |
| | | | 400 kHz mode | — | — | ns | |
| 92 | Tsu:sto | Stop Condition Setup Time | 100 kHz mode | 4.7 | _ | μS | |
| | | | 400 kHz mode | 0.6 | — | μS | |
| 109 | ΤΑΑ | Output Valid from Clock | 100 kHz mode | — | 3500 | ns | (Note 1) |
| | | | 400 kHz mode | — | — | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | — | μS | Time the bus must be free |
| | | | 400 kHz mode | — | — | μS | before a new transmission can start |
| D102 | Св | Bus Capacitive Loading | | — | 400 | pF | |

TABLE 27-21: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.




TABLE 27-22: MASTER SSP I²C[™] BUS START/STOP BITS REQUIREMENTS

| Param. No. | Symbol | Characte | ristic | Min | Max | Units | Conditions | |
|---------------|---------|-----------------|---------------------------|------------------|-----|-------|------------------------|--|
| 90 | TSU:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | Only relevant for | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | Repeated Start | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | condition | |
| 91 | THD:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | After this period, the | |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | first clock pulse is | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | generated | |
| 92 | TSU:STO | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | | |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | 1 | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | | |

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.




FIGURE 27-20: MASTER SSP I²C[™] BUS DATA TIMING

| Param. No. | Symbol | Charac | teristic | Min | Max | Units | Conditions |
|---------------|---------|-------------------|---------------------------|------------------|------|-------|------------------------------|
| 100 | Тнідн | Clock High Time | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | — | ms | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 2(Tosc)(BRG + 1) | — | ms | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | |
| 102 | TR | SDAx and SCLx | 100 kHz mode | — | 1000 | ns | CB is specified to be from |
| | | Rise Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF |
| | | | 1 MHz mode ⁽¹⁾ | — | 300 | ns | |
| 103 | TF | SDAx and SCLx | 100 kHz mode | — | 300 | ns | CB is specified to be from |
| | | Fall Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF |
| | | | 1 MHz mode ⁽¹⁾ | — | 100 | ns | |
| 90 | TSU:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | Only relevant for |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | Repeated Start |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | condition |
| 91 | THD:STA | | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | After this period, the first |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | clock pulse is generated |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | |
| 106 | THD:DAT | Data Input | 100 kHz mode | 0 | — | ns | |
| | | Hold Time | 400 kHz mode | 0 | 0.9 | ms | |
| | | | 1 MHz mode ⁽¹⁾ | _ | _ | ns | |
| 107 | TSU:DAT | Data Input | 100 kHz mode | 250 | _ | ns | (Note 2) |
| | | Setup Time | 400 kHz mode | 100 | — | ns | |
| | | | 1 MHz mode ⁽¹⁾ | _ | — | ns | |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | — | ms | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | — | ms | |
| 109 | ΤΑΑ | Output Valid | 100 kHz mode | | 3500 | ns | |
| | | from Clock | 400 kHz mode | — | 1000 | ns | |
| | | | 1 MHz mode ⁽¹⁾ | _ | — | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | — | ms | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | — | ms | before a new transmission |
| | | | 1 MHz mode ⁽¹⁾ | _ | — | ms | can start |
| D102 | Св | Bus Capacitive Lo | bading | — | 400 | pF | |

TABLE 27-23: MASTER SSP I²C[™] BUS DATA REQUIREMENTS

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.




TABLE 27-24: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Param No. | Symbol | Characteristic | Min | Мах | Units | Conditions |
|--------------|----------|--|-----|-----|-------|------------|
| 120 | TCKH2DTV | SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid | _ | 40 | ns | |
| 121 | TCKRF | Clock Out Rise Time and Fall Time (Master mode) | — | 20 | ns | |
| 122 | TDTRF | Data Out Rise Time and Fall Time | — | 20 | ns | |

FIGURE 27-22: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-25: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Max | Units | Conditions |
|---------------|----------|--|-----|-----|-------|------------|
| 125 | TDTV2CKL | SYNC RCV (MASTER and SLAVE) Data Hold before CKx \downarrow (DTx hold time) | 10 | | ns | |
| 126 | TCKL2DTL | Data Hold after CKx \downarrow (DTx hold time) | 15 | | ns | |

| Param No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions |
|--------------|---------------|---|------------|---------------------------|------------|----------|---|
| A01 | NR | Resolution | _ | | 10 | bit | $\Delta VREF \ge 3.0V$ |
| A03 | EIL | Integral Linearity Error | _ | _ | <±1 | LSb | $\Delta VREF \ge 3.0V$ |
| A04 | Edl | Differential Linearity Error | _ | _ | <±1 | LSb | $\Delta VREF \ge 3.0V$ |
| A06 | EOFF | Offset Error | _ | _ | <±3 | LSb | $\Delta VREF \ge 3.0V$ |
| A07 | Egn | Gain Error | _ | _ | <±3 | LSb | $\Delta VREF \ge 3.0V$ |
| A10 | _ | Monotonicity | G | Guaranteed ⁽¹⁾ | | | $VSS \le VAIN \le VREF$ |
| A20 | $\Delta VREF$ | Reference Voltage Range (VREFH – VREFL) | 2.0 3 | _ | | V V | $\begin{array}{l} VDD < 3.0V \\ VDD \geq 3.0V \end{array}$ |
| A21 | Vrefh | Reference Voltage High | Vss | | VREFH | V | |
| A22 | Vrefl | Reference Voltage Low | Vss – 0.3V | _ | Vdd - 3.0V | V | |
| A25 | VAIN | Analog Input Voltage | VREFL | _ | VREFH | V | |
| A30 | ZAIN | Recommended Impedance of Analog Voltage Source | — | _ | 2.5 | kΩ | |
| A50 | IREF | VREF Input Current ⁽²⁾ | — | | 5 150 | μΑ μΑ | During VAIN acquisition. During A/D conversion cycle. |

TABLE 27-26: A/D CONVERTER CHARACTERISTICS: PIC18F87J10 FAMILY (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source.

VREFL current is from RA2/AN2/VREF- pin or VSS, whichever is selected as the VREFL source.




FIGURE 27-23: A/D CONVERSION TIMING

TABLE 27-27: A/D CONVERSION REQUIREMENTS

| Param No. | Symbol | Characteristic | Min | Мах | Units | Conditions |
|--------------|--------|--|-----|---------------------|-------|------------------------------|
| 130 | Tad | A/D Clock Period | 0.7 | 25.0 ⁽¹⁾ | μS | Tosc based, VREF \geq 3.0V |
| 131 | TCNV | Conversion Time (not including acquisition time) (Note 2) | 11 | 12 | Tad | |
| 132 | TACQ | Acquisition Time (Note 3) | 1.4 | — | μS | -40°C to +85°C |
| 135 | Tswc | Switching Time from Convert \rightarrow Sample | _ | (Note 4) | | |
| 136 | TDIS | Discharge Time | 0.2 | — | μS | |

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.


3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 Ω .

4: On the following cycle of the device clock.

NOTES:

28.0 PACKAGING INFORMATION

28.1 Package Marking Information




| | Legend: | XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |
|---|---------|--|--|
| I | ł | In the event the full Microchip part number cannot be marked on one line, it wil be carried over to the next line, thus limiting the number of available characters for customer-specific information. | |

28.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | |
|--------------------------|----------------|-------------|-----------|------|
| Din | nension Limits | MIN | NOM | MAX |
| Number of Leads | N | | 64 | |
| Lead Pitch | е | 0.50 BSC | | |
| Overall Height | А | - | - | 1.20 |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | _ | 0.15 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L1 | 1.00 REF | | |
| Foot Angle | φ | 0° | 3.5° | 7° |
| Overall Width | E | | 12.00 BSC | |
| Overall Length | D | 12.00 BSC | | |
| Molded Package Width | E1 | 10.00 BSC | | |
| Molded Package Length | D1 | 10.00 BSC | | |
| Lead Thickness | С | 0.09 | - | 0.20 |
| Lead Width | b | 0.17 | 0.22 | 0.27 |
| Mold Draft Angle Top | α | 11° | 12° | 13° |
| Mold Draft Angle Bottom | β | 11° | 12° | 13° |

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|--------------------------|-------------|----------|-------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | | 0.50 BSC | | |
| Contact Pad Spacing | C1 | | 11.40 | |
| Contact Pad Spacing | C2 | | 11.40 | |
| Contact Pad Width (X64) | X1 | | | 0.30 |
| Contact Pad Length (X64) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|--------------------------|------------------|-----------|------|------|
| C | Dimension Limits | MIN | NOM | MAX |
| Number of Leads | N | | 80 | |
| Lead Pitch | е | 0.50 BSC | | |
| Overall Height | А | - | - | 1.20 |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L1 | 1.00 REF | | |
| Foot Angle | ф | 0° | 3.5° | 7° |
| Overall Width | E | 14.00 BSC | | |
| Overall Length | D | 14.00 BSC | | |
| Molded Package Width | E1 | 12.00 BSC | | |
| Molded Package Length | D1 | 12.00 BSC | | |
| Lead Thickness | С | 0.09 | - | 0.20 |
| Lead Width | b | 0.17 | 0.22 | 0.27 |
| Mold Draft Angle Top | α | 11° | 12° | 13° |
| Mold Draft Angle Bottom | β | 11° | 12° | 13° |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|--------------------------|----|-------------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | | | 0.50 BSC | |
| Contact Pad Spacing | C1 | | 13.40 | |
| Contact Pad Spacing | C2 | | 13.40 | |
| Contact Pad Width (X80) | X1 | | | 0.30 |
| Contact Pad Length (X80) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

NOTES:

APPENDIX A: MIGRATION BETWEEN HIGH-END DEVICE FAMILIES

Devices in the PIC18F87J10 and PIC18F8722 families are very similar in their functions and feature sets. However, there are some potentially important differences which should be considered when migrating an application across device families to achieve a new design goal. These are summarized in Table A-1. The areas of difference which could be a major impact on migration are discussed in greater detail later in this section.

TABLE A-1: NOTABLE DIFFERENCES BETWEEN PIC18F8722 AND PIC18F87J10 FAMILIES

| Characteristic | PIC18F87J10 Family | PIC18F8722 Family | |
|-------------------------------------|---|---|--|
| Operating Frequency | 40 MHz @ 2.7V | 40 MHz @ 4.2V | |
| Supply Voltage | 2.0V-3.6V, dual voltage requirement | 2.0V-5.5V | |
| Operating Current | Low | Lower | |
| Program Memory Endurance | 1,000 write/erase cycles (typical) | 100,000 write/erase cycles (typical) | |
| I/O Sink/Source at 25 mA | PORTB and PORTC only | All ports | |
| Input Voltage Tolerance on I/O pins | 5.5V on digital only pins | VDD on all I/O pins | |
| 1/O | 66 (RA7, RA6, RE3 and RF0 not available) | 70 | |
| Pull-ups | PORTB, PORTD, PORTE and PORTJ | PORTB | |
| Oscillator Options | Limited options (EC, HS, PLL, fixed 32 kHz INTRC) | More options (EC, HS, XT, LP, RC, PLL, flexible INTRC) | |
| Program Memory Retention | 20 years (minimum) | 40 years (minimum) | |
| Programming Time (Normalized) | $\frac{2.8 \text{ ms/byte (2.8 ms/64-byte block)}}{64}$ | 15.6 µs/byte (1 ms/64-byte block) | |
| Programming Entry | Low Voltage, Key Sequence | VPP and LVP | |
| Code Protection | Single block, all or nothing | Multiple code protection blocks | |
| Configuration Words | Stored in last 4 words of Program Memory space | Stored in Configuration Space, starting at 300000h | |
| Start-up Time from Sleep | 200 µs (typical) | 10 μs (typical) | |
| Power-up Timer | Always on | Configurable | |
| Data EEPROM | Not available | Available | |
| BOR | Simple BOR with Voltage Regulator | Programmable BOR | |
| LVD | Not available | Available | |
| A/D Channels | 15 | 16 | |
| A/D Calibration | Required | Not required | |
| Microprocessor mode (EMB) | Not available | Available | |
| External Memory Addressing | Address shifting available | Address shifting not available | |
| In-Circuit Emulation | Not available | Available | |

A.1 Power Requirement Differences

The most significant difference between the PIC18F87J10 and PIC18F8722 device families is the power requirements. PIC18F87J10 devices are designed on a smaller process; this results in lower maximum voltage and higher leakage current.

The operating voltage range for PIC18F87J10 devices is 2.0V to 3.6V. In addition, these devices have split power requirements: one for the core logic and one for the I/O. One of the VDD pins is separated for the core logic supply (VDDCORE). This pin has specific voltage and capacitor requirements as described in **Section 27.0 "Electrical Characteristics"**.

A.2 Pin Differences

There are several differences in the pinouts between the PIC18F87J10 and the PIC18F8722 families:

- Input voltage tolerance
- Output current capabilities
- Available I/O

Pins on the PIC18F87J10 that have digital only input capability will tolerate voltages up to 5.5V and are thus tolerant to voltages above VDD. Table 11-1 in **Section 11.0 "I/O Ports"** contains the complete list.

In addition to input differences, there are output differences as well. PIC18F87J10 devices have three classes of pin output current capability: high, medium and low. Not all I/O pins can source or sink equal levels of current. Only PORTB and PORTC support the 25 mA source/sink capability that is supported by all output pins on the PIC18F8722. Table 11-2 in **Section 11.0 "I/O Ports"** contains the complete list of output capabilities.

There are additional differences in how some pin functions are implemented on PIC18F87J10 devices. First, the OSC1/OSC2 oscillator pins are strictly dedicated to the external oscillator function; there is no option to re-allocate these pins to I/O (RA6 or RA7) as on PIC18F8722 devices. Second, the MCLR pin is dedicated only to MCLR and cannot be configured as an input (RG5). Finally, RF0 does not exist on PIC18F87J10 devices.

All of these pin differences (including power pin differences) should be accounted for when making a conversion between PIC18F8722 and PIC18F87J10 devices.

A.3 Oscillator Differences

PIC18F8722 devices have a greater range of oscillator options than PIC18F87J10 devices. The latter family is limited primarily to operating modes that support HS and EC oscillators.

In addition, the PIC18F87J10 has an internal RC oscillator with only a fixed 32 kHz output. The higher frequency RC modes of the PIC18F8722 family are not available.

Both device families have an internal PLL. For the PIC18F87J10 family, however, the PLL must be enabled in software.

The clocking differences should be considered when making a conversion between the PIC18F8722 and PIC18F87J10 device families.

A.4 Peripherals

Peripherals must also be considered when making a conversion between the PIC18F87J10 and the PIC18F8722 families:

- External Memory Bus: The external memory bus on the PIC18F87J10 does not support Microcontroller mode; however, it does support external address offset.
- A/D Converter: There are only 15 channels on PIC18F87J10 devices. The converters for these devices also require a calibration step prior to normal operation.
- Data EEPROM: PIC18F87J10 devices do not have this module.
- **BOR:** PIC18F87J10 devices do not have a programmable BOR. Simple brown-out capability is provided through the use of the internal voltage regulator.
- LVD: PIC18F87J10 devices do not have this module.

APPENDIX B: REVISION HISTORY

Revision A (December 2004)

Original data sheet for PIC18F87J10 family devices.

Revision B (July 2005)

Packaging diagrams have been updated. Document updated from Advanced to Preliminary. Updated all TBDs in **Section 27.0** "**Electrical Characteristics**". Edits to text throughout document.

Revision C (December 2005)

Packaging diagrams have been updated. Minor edits to text throughout document.

Revision D (June 2006)

Electrical characteristics and packaging diagrams have been updated. Minor edits to text throughout document.

Revision E (June 2009)

Pin diagrams have been edited to indicate 5.5V tolerant input pins. Packaging diagrams have been updated. Section 2.0 "Guidelines for Getting Started with PIC18FJ Microcontrollers" has been added. Minor text edits throughout the document.

Revision F (September 2009)

Added Appendix B: "Revision History".

NOTES:

INDEX

| Α | |
|--|---|
| A/D | 261 |
| A/D Converter Interrupt, Configuring | |
| Acquisition Requirements | |
| ADCAL Bit | |
| ADCON0 Register | |
| ADCON1 Register | |
| ADCON2 Register | |
| ADRESH Register | |
| ADRESL Register | |
| Analog Port Pins | |
| Analog Port Pins, Configuring | |
| Associated Registers | 269 |
| Automatic Acquisition Time | |
| Calculating the Minimum Required | |
| Acquisition Time | 266 |
| Calibration | |
| Configuring the Module | |
| Conversion Clock (TAD) | |
| Conversion Requirements | |
| Conversion Status (GO/DONE Bit) | |
| Conversions | |
| Converter Characteristics | |
| Operation in Power-Managed Modes | |
| Special Event Trigger (ECCP) | |
| Use of the ECCP2 Trigger | |
| Absolute Maximum Ratings | |
| AC (Timing) Characteristics | |
| Load Conditions for Device Timing | |
| | |
| Specifications | 363 |
| Specifications | |
| Parameter Symbology | 362 |
| Parameter Symbology Temperature and Voltage Specifications | 362 363 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions | 362 363 363 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT | 362 363 363 229 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag | 362 363 363 229 229 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit | 362 363 229 229 269 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register | 362 363 229 229 269 261 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit | 362 363 229 229 269 261 264 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register | |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register | 362 363 229 269 269 264 264 261 261 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR | 362 363 229 269 261 261 261 261 336 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW | 362 363 229 269 261 264 261 336 336 299 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW | 362 363 363 229 269 261 261 261 336 299 336 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF | 362 363 363 229 269 261 261 261 336 299 336 299 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF | 362 363 229 229 269 261 261 261 336 299 336 299 330 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDLW ADDULNK ADDWF ADRESH Register | 362 363 229 229 269 261 261 336 299 336 299 330 261 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDLW ADDULNK ADDWF ADRESH Register ADRESL Register | 362 363 229 229 269 261 261 336 299 336 299 330 261 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCAL Bit ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDLW ADDULNK ADDWF ADRESH Register ADRESL Register | 362 363 229 229 269 261 261 336 299 336 299 330 299 300 261 51, 264 |
| Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDULNK ADDWF ADDWF C ADRESH Register ADRESL Register ANDLW ANDLW | 362 363 229 229 269 261 264 261 336 299 300 261 31, 264 300 |
| Parameter Symbology | 362 363 229 229 269 261 264 261 336 299 300 261 31, 264 300 |
| Parameter Symbology | 362 363 363 229 229 269 261 261 336 299 300 261 51, 264 300 301 |
| Parameter Symbology | 362 363 363 229 229 269 261 261 261 261 336 299 361 261 300 301 301 344 |
| Parameter Symbology | 362 363 363 229 229 269 261 261 261 261 336 299 361 261 300 301 301 344 |
| Parameter Symbology | 362 363 363 229 269 261 261 261 261 261 336 299 300 261 51, 264 300 301 301 344 252 |
| Parameter Symbology | 362 363 363 229 269 261 261 261 261 261 336 299 300 261 51, 264 300 301 301 344 252 |
| Parameter Symbology | 362 363 363 229 269 261 261 261 261 261 336 299 336 299 300 261 51, 264 300 301 344 252 |
| Parameter Symbology | 362 363 363 229 269 261 261 261 261 261 336 299 330 261 51, 264 300 301 301 344 252 27 225 |

| Block Diagrams |
|---|
| 16-Bit Byte Select Mode 101 |
| 16-Bit Byte Write Mode |
| 16-Bit Word Write Mode 100 |
| 8-Bit Multiplexed Modes |
| A/D |
| Analog Input Model |
| Baud Rate Generator |
| Capture Mode Operation |
| Comparator Analog Input Model |
| Comparator I/O Operating Modes |
| Comparator Output |
| Comparator Voltage Reference |
| · · |
| Buffer Example |
| Connections for On-Chip Voltage Regulator |
| Device Clock |
| Enhanced PWM Simplified |
| EUSART Receive |
| EUSART Transmit |
| External Power-on Reset Circuit |
| (Slow VDD Power-up) |
| Fail-Safe Clock Monitor |
| Generic I/O Port Operation |
| Interrupt Logic |
| MSSP (I ² C Master Mode) |
| MSSP (I ² C Mode) |
| MSSP (SPI Mode) |
| On-Chip Reset Circuit |
| PIC18F6XJ10/6XJ15 |
| PIC18F8XJ10/8XJ15 |
| PLL |
| PORTD and PORTE (Parallel Slave Port) 148 |
| PWM Operation (Simplified) 174 |
| Reads from Flash Program Memory |
| Recommended Minimum Connections |
| Single Comparator 273 |
| Table Read Operation85 |
| Table Write Operation 86 |
| Table Writes to Flash Program Memory |
| Timer0 in 16-Bit Mode 152 |
| Timer0 in 8-Bit Mode 152 |
| Timer1 |
| Timer1 (16-Bit Read/Write Mode) 156 |
| Timer2 162 |
| Timer3 |
| Timer3 (16-Bit Read/Write Mode) 164 |
| Timer4 |
| Watchdog Timer |
| BN |
| BNC |
| BNN |
| BNOV |
| BNZ |
| BOR. See Brown-out Reset. |
| BOV |
| BRA |
| Break Character (12-Bit) Transmit and Receive 254 |
| BRC See Baud Pate Concrator |
| BRG. See Baud Rate Generator. |
| Brown-out Reset (BOR) 49 |
| |

| BSF |
|---|
| B3F |
| |
| BTFSS |
| |
| BZ |
| С |
| C Compilers |
| MPLAB C18 |
| MPLAB C30 |
| Calibration (A/D Converter) |
| CALL |
| CALLW |
| Capture (CCP Module) |
| Associated Registers |
| CCP Pin Configuration |
| CCPRxH:CCPRxL Registers |
| Prescaler |
| Software Interrupt |
| Timer1/Timer3 Mode Selection |
| Capture (ECCP Module) |
| Capture/Compare/PWM (CCP) |
| Capture Mode. See Capture. |
| CCP Mode and Timer Resources |
| CCPRxH Register |
| CCPRxL Register |
| Compare Mode. See Compare. |
| Module Configuration |
| Timer Interconnect Configurations |
| Clock Sources |
| Selection and the FOSC2 Configuration Bit35 |
| Selection Using OSCCON Register |
| CLRF |
| CLRWDT |
| Code Examples |
| 16 x 16 Signed Multiply Routine |
| 16 x 16 Unsigned Multiply Routine |
| 8 x 8 Signed Multiply Routine |
| 8 x 8 Unsigned Multiply Routine |
| Changing Between Capture Prescalers |
| Computed GOTO Using an Offset Value65 |
| Erasing Flash Program Memory90 |
| Fast Register Stack65 |
| How to Clear RAM (Bank 1) Using |
| Indirect Addressing78 |
| Implementing a Real-Time Clock Using a |
| Timer1 Interrupt Service159 |
| Initializing PORTA126 |
| Initializing PORTB128 |
| Initializing PORTC131 |
| Initializing PORTD134 |
| Initializing PORTE137 |
| Initializing PORTF140 |
| Initializing PORTG142 |

 Initializing PORTH
 144

 Initializing PORTJ
 146

 Loading the SSP1BUF (SSP1SR) Register
 196

 Reading a Flash Program Memory Word
 89

 Registers in RAM
 124

 Writing to Flash Program Memory
 92

 Code Protection
 281

 COMF
 310

Saving STATUS, WREG and BSR

| Comparator | . 271 |
|--|-------|
| Analog Input Connection Considerations | |
| Associated Registers | . 275 |
| Configuration | . 272 |
| Effects of a Reset | . 274 |
| Interrupts | . 274 |
| Operation | . 273 |
| Operation During Sleep | . 274 |
| Outputs | . 273 |
| Reference | . 273 |
| External Signal | . 273 |
| Internal Signal | |
| Response Time | . 273 |
| Comparator Specifications | |
| Comparator Voltage Reference | . 277 |
| Accuracy and Error | |
| Associated Registers | |
| Configuring | |
| Connection Considerations | |
| Effects of a Reset | . 278 |
| Operation During Sleep | . 278 |
| Compare (CCP Module) | . 172 |
| Associated Registers | . 173 |
| CCPRx Register | . 172 |
| Pin Configuration | |
| Software Interrupt | |
| Timer1/Timer3 Mode Selection | . 172 |
| Compare (ECCP Module) | . 180 |
| Special Event Trigger 165, 180 | , 268 |
| Computed GOTO | 65 |
| Configuration Bits | |
| Configuration Register Protection | . 292 |
| Core Features | |
| Easy Migration | 6 |
| Expanded Memory | 5 |
| Extended Instruction Set | 5 |
| External Memory Bus | 5 |
| nanoWatt Technology | 5 |
| Oscillator Options and Features | 5 |
| CPFSEQ | |
| CPFSGT | . 311 |
| CPFSLT | . 311 |
| Crystal Oscillator/Ceramic Resonator | |
| Customer Change Notification Service | |
| Customer Notification Service | |
| Customer Support | |
| D | |
| - | |
| Data Addressing Modes | 78 |

| Data Addressing Modes | 78 |
|--|----|
| Comparing Addressing Modes with | |
| the Extended Instruction Set Enabled . | 82 |
| Direct | 78 |
| Indexed Literal Offset | 81 |
| BSR | 83 |
| Instructions Affected | 81 |
| Mapping Access Bank | 83 |
| Indirect | |
| Inherent and Literal | |
| Data Memory | 68 |
| Access Bank | 71 |
| Bank Select Register (BSR) | 68 |
| Extended Instruction Set | 81 |
| General Purpose Registers | 71 |
| | |

| Memory Maps | |
|--------------------------------------|----|
| PIC18FX5J10/X5J15/X6J10 Devices6 | 39 |
| PIC18FX6J15/X7J10 Devices7 | 0' |
| Special Function Registers7 | /2 |
| Special Function Registers7 | /2 |
| DAW | 2 |
| DC Characteristics | 58 |
| Power-Down and Supply Current | 51 |
| Supply Voltage | 50 |
| DCFSNZ | 13 |
| DECF | 12 |
| DECFSZ | 13 |
| Development Support | 13 |
| Device Overview | 5 |
| Details on Individual Family Members | 6 |
| Features (64-Pin Devices) | 7 |
| Features (80-Pin Devices) | 7 |
| Direct Addressing | |

Е

| ECCP |
|--|
| Associated Registers192 |
| Capture and Compare Modes |
| Enhanced PWM Mode181 |
| Standard PWM Mode180 |
| Effect on Standard PIC MCU Instructions |
| Effects of Power-Managed Modes on |
| Various Clock Sources |
| Electrical Characteristics |
| Enhanced Capture/Compare/PWM (ECCP) 177 |
| Capture Mode. See Capture (ECCP Module). |
| ECCP1/ECCP3 Outputs and |
| Program Memory Mode 178 |
| ECCP2 Outputs and Program |
| Memory Modes 178 |
| Outputs and Configuration178 |
| Pin Configurations for ECCP1 179 |
| Pin Configurations for ECCP2 179 |
| Pin Configurations for ECCP3 180 |
| PWM Mode. See PWM (ECCP Module). |
| Timer Resources178 |
| Use of CCP4/CCP5 with ECCP1/ECCP3 178 |
| Enhanced Universal Synchronous Asynchronous Receiver |
| Transmitter (EUSART). See EUSART. |
| ENVREG Pin |
| Equations |
| A/D Acquisition Time266 |
| A/D Minimum Charging Time |
| Errata4 |
| EUSART |
| Asynchronous Mode249 |
| 12-Bit Break Transmit and Receive254 |
| Associated Registers, Receive252 |
| Associated Registers, Transmit |
| Auto-Wake-up on Sync Break |
| Receiver251 |
| Setting Up 9-Bit Mode with Address Detect 251 |
| Transmitter249 |
| Baud Rate Generator |
| Operation in Power-Managed Mode243 |

| Baud Rate Generator (BRG) | 243 |
|-------------------------------------|-----|
| Associated Registers | |
| Auto-Baud Rate Detect | 247 |
| Baud Rate Error, Calculating | 244 |
| Baud Rates, Asynchronous Modes | |
| High Baud Rate Select (BRGH Bit) | |
| Sampling | |
| Synchronous Master Mode | |
| Associated Registers, Receive | 257 |
| Associated Registers, Transmit | |
| Reception | |
| Transmission | 255 |
| Synchronous Slave Mode | 258 |
| Associated Registers, Receive | |
| Associated Registers, Transmit | |
| Reception | |
| Transmission | 258 |
| Extended Instruction Set | |
| ADDFSR | 336 |
| ADDULNK | 336 |
| CALLW | 337 |
| MOVSF | 337 |
| MOVSS | 338 |
| PUSHL | 338 |
| SUBFSR | 339 |
| SUBULNK | |
| External Clock Input (EC Modes) | 32 |
| External Memory Bus | 95 |
| 16-Bit Byte Select Mode | 101 |
| 16-Bit Byte Write Mode | |
| 16-Bit Data Width Modes | |
| 16-Bit Mode Timing | |
| 16-Bit Word Write Mode | 100 |
| 8-Bit Mode | 103 |
| 8-Bit Mode Timing | 104 |
| Address and Data Line Usage (table) | |
| Address and Data Width | 97 |
| Address Shifting | 97 |
| Control | |
| I/O Port Functions | |
| Operation in Power-Managed Modes | |
| Program Memory Modes | 98 |
| Extended Microcontroller | |
| Microcontroller | 98 |
| Wait States | |
| Weak Pull-ups on Port Pins | |
| - | |

F

| Fail-Safe Clock Monitor | 281, 290 |
|-----------------------------------|----------|
| Interrupts in Power-Managed Modes | 291 |
| POR or Wake-up from Sleep | 291 |
| WDT During Oscillator Failure | 290 |
| Fast Register Stack | 65 |
| Firmware Instructions | 293 |
| Flash Configuration Words | 281 |
| Flash Program Memory | 85 |
| Associated Registers | 93 |
| Control Registers | 86 |
| EECON1 and EECON2 | |
| TABLAT (Table Latch) Register | 88 |
| TBLPTR (Table Pointer) Register | |
| · · · · · | |

| Erase Sequence | 90 |
|------------------------------------|----|
| Erasing | 90 |
| Operation During Code-Protect | 93 |
| Reading | 89 |
| Table Pointer | |
| Boundaries Based on Operation | 88 |
| Table Pointer Boundaries | 88 |
| Table Reads and Table Writes | 85 |
| Write Sequence | 91 |
| Writing | 91 |
| Unexpected Termination | 93 |
| Write Verify | 93 |
| FSCM. See Fail-Safe Clock Monitor. | |

G

| GOTO | 314 |
|---|---------|
| н | |
| Hardware Multiplier | 107 |
| Introduction | |
| Operation | |
| Hardware Various Multiply | |
| Performance Comparisons | 107 |
| · · | |
| I/O Ports | 125 |
| Pin Capabilities | |
| I ² C Mode (MSSP) | 120 |
| Acknowledge Sequence Timing | |
| | |
| Associated Registers | |
| Baud Rate Generator | 225 |
| Bus Collision | |
| During a Repeated Start Condition | |
| During a Stop Condition | |
| Clock Arbitration | |
| Clock Stretching | 218 |
| 10-Bit Slave Receive Mode (SEN = 1) | 218 |
| 10-Bit Slave Transmit Mode | |
| 7-Bit Slave Receive Mode (SEN = 1) | |
| 7-Bit Slave Transmit Mode | |
| Clock Synchronization and the CKP bit | 219 |
| Effects of a Reset | 233 |
| General Call Address Support | |
| I ² C Clock Rate w/BRG | 225 |
| Master Mode | |
| Operation | |
| Reception | |
| Repeated Start Condition Timing | |
| Start Condition Timing | |
| Transmission | |
| Multi-Master Communication, Bus Collision | 220 |
| and Arbitration | 222 |
| Multi-Master Mode | 233 |
| Operation | |
| Read/Write Bit Information (R/W Bit) | 209 |
| Registers | |
| Serial Clock (RC3/SCKx/SCLx) | 200 |
| | |
| Slave Mode | |
| Addressing | |
| Reception | |
| Transmission | |
| Sleep Operation | |
| Stop Condition Timing | |
| INCF | |
| INCFSZ | |
| In-Circuit Debugger | 292 |

| In-Circuit Serial Programming (ICSP) | . 281, | 292 |
|---|--------|-----|
| Indexed Literal Offset Addressing | | |
| and Standard PIC18 Instructions | | |
| Indexed Literal Offset Mode | | |
| Indirect Addressing | | |
| INFSNZ Initialization Conditions for all Registers | | |
| Instruction Cycle | | |
| Clocking Scheme | | |
| Flow/Pipelining | | |
| Instruction Set | | |
| ADDLW | | 299 |
| ADDWF | | |
| ADDWF (Indexed Literal Offset Mode) | | |
| ADDWFC | | |
| ANDLW | | |
| ANDWF BC | | |
| BCF | | |
| BN | | |
| BNC | | |
| BNN | | |
| BNOV | | 304 |
| BNZ | | 304 |
| BOV | | 307 |
| BRA | | |
| BSF | | |
| BSF (Indexed Literal Offset Mode) | | |
| BTFSC | | |
| BTFSSBTG | | |
| BTG BZ | | |
| CALL | | |
| CLRF | | |
| CLRWDT | | |
| COMF | | 310 |
| CPFSEQ | | |
| CPFSGT | | |
| CPFSLT | | |
| DAW | | |
| DCFSNZ | | |
| DECF DECFSZ | | |
| Extended Instructions | | |
| Considerations when Enabling | | |
| Syntax | | |
| Use with MPLAB IDE Tools | | |
| General Format | | 295 |
| GOTO | | 314 |
| INCF | | 314 |
| INCFSZ | | |
| INFSNZ | | |
| IORLW | | |
| IORWF | | |
| MOVF | | |
| MOVFF | | |
| MOVLB | | |
| MOVLW | | |
| MOVWF | | 319 |
| MULLW | | 320 |
| MULWF | | 320 |
| NEGF | | |
| NOP | | |
| Opcode Field Descriptions | | 294 |

| POP | 2 |
|---|--|
| PUSH | 2 |
| RCALL | |
| RESET | |
| RETFIE | |
| RETLW | |
| RETORN | |
| RLOF | |
| RRCF | |
| RRNCF | |
| SETF | |
| SETF (Indexed Literal Offset Mode) | |
| SLEEP | |
| Standard Instructions | |
| SUBFWB | |
| SUBLW | |
| SUBWF | 9 |
| SUBWFB | 0 |
| SWAPF | 0 |
| TBLRD | 1 |
| TBLWT | 2 |
| TSTFSZ | 3 |
| XORLW | |
| XORWF | 4 |
| INTCON Register | |
| RBIF Bit 12 | |
| INTCON Registers11 | 1 |
| Inter-Integrated Circuit. See I ² C. | |
| Internal Oscillator Block | 4 |
| Internal RC Oscillator | _ |
| Use with WDT | |
| Internal Voltage Reference Specifications | |
| Internet Address | |
| Interrupt Sources | |
| A/D Conversion Complete | |
| Capture Complete (CCP) | |
| Compare Complete (CCP) | |
| TMR0 Overflow | |
| TMR1 Overflow | |
| TMR2 to PR2 Match (PWM) | |
| TMR3 Overflow | |
| TMR4 to PR4 Match | |
| TMR4 to PR4 Match (PWM) | |
| Interrupts | |
| During Context Saving | |
| INTx Pin | |
| | |
| PORIB, Interrupt-on-Change | |
| PORTB, Interrupt-on-Change12 TMR0 | 4 |
| TMR0 | 4 |
| TMR0 | 4 |
| TMR0 | 4 4 8 |
| TMR0 | 4 4 8 6 |
| TMR0 | 4 4 8 6 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 | 4 4 8 6 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 | 4 4 8 6 6 0 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 | 4 4 8 6 6 0 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 | 4 4 8 6 6 0 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 L 12 LFSR 31 | 4 8 6 6 7 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 L L LFSR 31 M Master Clear (MCLR) 4 | 4 8 6 6 7 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 L 12 LFSR 31 M 31 Master Clear (MCLR) 4 Master Synchronous Serial Port (MSSP). See MSSP. | 4 8 6 6 0 7 9 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 L 12 LFSR 31 M 31 Master Clear (MCLR) 4 Master Synchronous Serial Port (MSSP). See MSSP. 5 | 4 8 6 6 0 7 9 9 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 L IFSR 31 M 31 Master Clear (MCLR) 4 Master Synchronous Serial Port (MSSP). See MSSP. 5 Data Memory 6 | 4 4 8 6 6 0 7 9 9 8 |
| TMR0 12 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 12 IORLW 31 IORWF 31 IPR Registers 12 L 12 LFSR 31 M 31 Master Clear (MCLR) 4 Master Synchronous Serial Port (MSSP). See MSSP. 5 | 4 8 6 6 0 7 9 9 8 9 |

| Microchip Internet Web Site | 405 |
|---|-----|
| MOVF | 317 |
| MOVFF | 318 |
| MOVLB | 318 |
| MOVLW | 319 |
| MOVSF | 337 |
| MOVSS | 338 |
| MOVWF | |
| MPLAB ASM30 Assembler, Linker, Librarian | 344 |
| MPLAB ICD 2 In-Circuit Debugger | 345 |
| MPLAB ICE 2000 High-Performance Universal | |
| In-Circuit Emulator | 345 |
| MPLAB Integrated Development | |
| Environment Software | |
| MPLAB PM3 Device Programmer | |
| MPLAB REAL ICE In-Circuit Emulator System | |
| MPLINK Object Linker/MPLIB Object Librarian | 344 |
| MSSP | |
| ACK Pulse2 | |
| Control Registers (general) | 193 |
| I ² C Mode. See I ² C Mode. | |
| Module Overview | |
| SPI Master/Slave Connection | |
| TMR4 Output for Clock Shift | |
| MULLW | |
| MULWF | 320 |
| N | |
| NEGF | 221 |
| NEGF | |
| NOP Notable Differences Between PIC18F8722 | 321 |
| and PIC18F87J10 Families | 301 |
| Oscillator Options | |
| Peripherals | |
| Power Requirements | |
| Fower Requirements | 392 |
| 0 | |
| Oscillator Configuration | 31 |
| EC | 31 |
| ECPLL | |

HS31HS Modes31HSPLL31INTRC31Oscillator Selection281Oscillator Start-up Timer (OST)37Oscillator Switching34Oscillator Transitions35Oscillator, Timer1155, 165Oscillator, Timer3163

 Packaging
 385

 Details
 386

 Marking
 385

 Parallel Slave Port (PSP)
 148

 Associated Registers
 150

 PORTD
 148

 RE0/RD
 148

 RE1/WR
 Pin

 148
 RE2/CS

 Select (PSPMODE Bit)
 148

 PICSTART Plus Development Programmer
 346

 PIE Registers
 117

Ρ

Pin Functions

| | 16 |
|--|--|
| AVDD | |
| AVss | 16 |
| AVss | |
| ENVREG | |
| | |
| | -) |
| OSC1/CLKI | |
| OSC2/CLKO | |
| RA0/AN0 | |
| RA1/AN1 | 10, 17 |
| RA2/AN2/VREF | 10. 17 |
| RA3/AN3/VREF+ | |
| RA4/T0CKI | , |
| | |
| RA5/AN4 | |
| RB0/INT0/FLT0 | |
| RB1/INT1 | 11, 18 |
| RB2/INT2 | 11, 18 |
| RB3/INT3 | |
| RB3/INT3/ECCP2/P2A | |
| | |
| RB4/KBI0 | |
| RB5/KBI1 | |
| RB6/KBI2/PGC | 11, 18 |
| RB7/KBI3/PGD | 11, 18 |
| RC0/T10SO/T13CKI | |
| RC1/T1OSI/ECCP2/P2A | |
| | |
| RC2/ECCP1/P1A | |
| RC3/SCK1/SCL1 | |
| RC4/SDI1/SDA1 | 12, 19 |
| RC5/SDO1 | 12. 19 |
| RC6/TX1/CK1 | |
| RC7/RX1/DT1 | , |
| | |
| RD0/AD0/PSP0 | |
| RD0/PSP0 | |
| RD1/AD1/PSP1 | 20 |
| RD1/PSP1 | |
| | 13 |
| RD2/AD2/PSP2 | |
| RD2/AD2/PSP2 | |
| RD2/PSP2 | 20 13 |
| RD2/PSP2 RD3/AD3/PSP3 | 20 13 20 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 | 20 13 20 13 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 | 20 13 20 13 20 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 | 20 13 20 13 20 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 | 20 13 20 13 20 13 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SDI2/SDA2 | 20 13 20 13 20 13 20 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 | |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SDI2/SDA2 RD5/PSP5/SDI2/SDA2 RD5/PSP5/SDI2/SDA2 RD6/AD6/PSP6/SCK2/SCL2 | 20 13 20 13 20 13 20 13 20 13 20 20 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SDI2/SDA2 RD5/PSP5/SDI2/SDA2 RD5/PSP5/SDI2/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/AD7/PSP7/SS2 | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SDI2/SDA2 RD5/PSP5/SDI2/SDA2 RD5/PSP5/SDI2/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/AD7/PSP7/SS2 | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/AD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/AD7/PSP7/SS2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE0/RD/P2D | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/AD7/PSP7/SS2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE0/RD/P2D RE1/AD9/WR/P2C | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE0/RD/P2D RE1/AD9/WR/P2C RE1/WR/P2C | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 14 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/AD7/PSP7/SS2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE0/RD/P2D RE1/AD9/WR/P2C RE1/WR/P2C RE2/AD10/CS/P2B | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 14 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE0/RD/P2D RE1/AD9/WR/P2C RE1/WR/P2C | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 14 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/AD7/PSP7/SS2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE0/RD/P2D RE1/AD9/WR/P2C RE1/WR/P2C RE2/AD10/CS/P2B | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 14 21 14 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/AD4/PSP4/SDO2 RD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/AD11/P3C | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 14 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/AD4/PSP4/SDO2 RD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/AD11/P3C RE3/P3C | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 14 21 14 21 14 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/AD4/PSP4/SDO2 RD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/AD11/P3C RE3/P3C RE4/AD12/P3B | 20 13 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 14 21 21 14 21 21 14 21 21 14 21 21 21 21 21 21 21 21 21 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/AD4/PSP4/SDO2 RD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/AD6/PSP6/SCK2/SCL2 RD7/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE0/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/CS/P2D RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B | 20 13 21 14 14 21 21 21 21 21 21 21 21 21 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/AD4/PSP4/SDO2 RD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/AD13/P1C | 20 13 21 14 21 21 14 21 21 14 21 21 14 21 21 21 21 21 21 21 21 21 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/AD4/PSP4/SDO2 RD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/AD6/PSP6/SCK2/SCL2 RD7/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE0/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/CS/P2D RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B | 20 13 21 14 21 21 14 21 21 14 21 21 14 21 21 21 21 21 21 21 21 21 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD4/AD4/PSP4/SDO2 RD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/AD13/P1C | 20 13 21 14 14 21 21 21 21 21 21 21 21 21 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/AD6/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/AD10/CS/P2B RE3/P3C RE4/AD12/P3B RE4/AD13/P1C RE5/AD13/P1C RE5/P1C RE6/AD14/P1B | $\begin{array}{c} 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21$ |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/AD6/PSP6/SCK2/SCL2 RD7/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/CS/P2D RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE5/AD13/P1C RE5/AD13/P1B RE6/P1B | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 21 21 21 21 21 21 21 21 21 |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/AD6/PSP6/SCK2/SCL2 RD7/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RD7/PSP7/SS2 RE0/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/CS/P2D RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/AD13/P1C RE5/AD13/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A | $\begin{array}{c} 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 20\\ 13\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 14\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21\\ 21$ |
| RD2/PSP2 RD3/AD3/PSP3 RD3/PSP3 RD4/AD4/PSP4/SDO2 RD5/AD5/PSP5/SD12/SDA2 RD5/PSP5/SD12/SDA2 RD6/AD6/PSP6/SCK2/SCL2 RD6/AD6/PSP6/SCK2/SCL2 RD7/PSP6/SCK2/SCL2 RD7/PSP7/SS2 RE0/AD8/RD/P2D RE1/AD9/WR/P2C RE1/AD9/WR/P2C RE2/AD10/CS/P2B RE2/CS/P2D RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE5/AD13/P1C RE5/AD13/P1B RE6/P1B | 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 20 13 21 14 21 21 14 21 21 14 21 14 21 14 21 14 21 14 21 14 21 |

| | RF2/AN7/C1OUT | 22 |
|--|---|--|
| | RF3/AN8 | 22 |
| | RF4/AN9 | |
| | RF5/AN10/CVREF | 22 |
| | RF6/ <u>AN1</u> 1 15, 1 | 22 |
| | RF7/SS1 | |
| | RG0/ECCP3/P3A 16, 2 | |
| | RG1/TX2/CK2 | |
| | RG2/RX2/DT2 | |
| | RG3/CCP4/P3D | |
| | RG4/CCP5/P1D | |
| | RH0/A16 | |
| | RH1/A17 | |
| | RH2/A18 RH3/A19 | |
| | RH3/A19 | |
| | RH5/AN12/130 | |
| | RH6/AN14/P1C | |
| | RH7/AN15/P1B | |
| | RJ0/ALE | |
| | RJ1/0E | 25 |
| | RJ2/WRL | |
| | RJ3/WRH | 25 |
| | RJ4/BA0 | 25 |
| | RJ5/CE | 25 |
| | RJ6/LB | 25 |
| | RJ7/UB | 25 |
| | VDD | |
| | VDD | |
| | VDDCORE/VCAP | |
| | Vss | |
| | Vss | 25 |
| PINO | | |
| 1 1110 | | 10 |
| | PIC18F6XJ10/6XJ15 | |
| | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 | |
| | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 | 17 |
| | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG | 17 29 |
| | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator | 17 29 30 |
| | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP | 17 29 30 29 |
| | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator | 17 29 30 29 28 |
| Pins | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR | 17 29 30 29 28 28 |
| Pins | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply | 17 29 30 29 28 28 28 29 |
| Pins PIR I | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE | 17 29 30 29 28 28 29 14 |
| Pins PIR I PLL | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode | 17 29 30 29 28 28 29 14 33 33 |
| Pins PIR I PLL | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode | 17 29 30 29 28 29 14 33 33 33 |
| Pins PIR I PLL POP | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 | 17 29 30 29 28 29 14 33 33 33 |
| Pins PIR I PLL POP POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 . See Power-on Reset. | 17 29 30 29 28 29 14 33 33 33 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode | 17 29 30 29 28 28 29 14 33 33 33 22 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode See Power-on Reset. TA Associated Registers 1 | 17 29 30 29 28 29 14 33 33 33 22 27 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 See Power-on Reset. TA Associated Registers 1 | 17 29 30 29 28 29 14 33 33 33 32 27 26 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 . See Power-on Reset. TA Associated Registers 1 PORTA Register | 17 29 30 29 28 29 14 33 33 33 22 27 26 26 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 . See Power-on Reset. TA Associated Registers 1 LATA Register 1 PORTA Register 1 TRISA Register | 17 29 30 29 28 29 14 33 33 33 22 27 26 26 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 . See Power-on Reset. TA Associated Registers 1 PORTA Register 1 TRISA Register 1 TB | 17 29 30 29 28 29 28 29 14 33 33 33 22 27 26 26 26 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 . See Power-on Reset. TA Associated Registers 1 LATA Register 1 PORTA Register 1 TRISA Register | 17 29 30 29 28 29 28 29 14 33 33 22 27 26 26 26 30 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 See Power-on Reset. TA Associated Registers 1 PORTA Register 1 TB Associated Registers 1 TB | 17 29 30 29 28 29 14 33 33 33 22 27 26 26 26 30 28 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 . See Power-on Reset. TA Associated Registers 1 PORTA Register 1 TB Associated Registers 1 TB Associated Registers 1 TB Associated Register 1 TB Associated Registers 1 LATB Register 1 LATB Register 1 | 17 29 30 29 28 29 14 33 33 32 27 26 27 26 26 27 26 26 27 26 27 28 28 |
| Pins PIR I PLL POP POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode 3 See Power-on Reset. TA Associated Registers 1 PORTA Register 1 TB Associated Registers 1 PORTA Register 1 Associated Registers 1 PORTA Register 1 PORTB Register 1 PORTB Register | 17 29 30 29 28 29 14 33 33 33 22 27 26 26 26 30 28 28 28 28 28 |
| Pins PIR I PLL POP POR POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode See Power-on Reset. TA Associated Registers 1 PORTA Register 1 TB Associated Registers 1 TB Associated Register 1 TB Associated Register 1 TB Associated Register 1 TB Associated Register 1 PORTB Register 1 PORTB Register 1 TRISB Register 1 TRISB Register 1 TRISB Register | 17 29 30 29 28 29 14 33 33 22 27 26 28 |
| Pins PIR I PLL POP POR POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode See Power-on Reset. TA Associated Registers 1 LATA Register 1 PORTA Register 1 Associated Registers 1 TR Associated Register 1 PORTA Register 1 TB Associated Registers 1 PORTB Register 1 PORTB Register 1 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 1 TC Associated Registers 1 TC Associated Registers | 17 29 30 29 28 29 14 33 33 22 27 26 28 29 20 21 22 23 24 25 26 26 27 26 26 26 27 26 26 27 26 27 26 27 26 27 28 28 28 28 28 29 29 29 2 |
| Pins PIR I PLL POP POR POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode HSPLL Oscillator Mode See Power-on Reset. TA Associated Registers 1 PORTA Register 1 TB Associated Registers 1 TB Associated Register 1 TRISA Register 1 PORTB Register 1 PORTB Register 1 PORTB Register 1 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 1 TC Associated Registers 1 TC Associated Register 1 TC Associated Registers 1 TC < | 17 29 30 29 28 29 14 33 33 22 27 26 26 26 26 26 28 29 20 20 20 20 20 21 22 23 24 25 26 26 26 27 26 26 26 27 26 26 26 27 26 26 26 27 26 26 27 26 26 26 27 26 26 26 27 26 27 26 < |
| Pins PIR I PLL POP POR POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode HSPLL Oscillator Mode See Power-on Reset. TA Associated Registers 1 PORTA Register 1 PORTA Register 1 TB Associated Registers 1 PORTA Register 1 TB Associated Registers 1 PORTB Register 1 PORTB Register 1 TRISB Register 1 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 1 TC Associated Registers 1 PORTC Register | 17 29 30 29 28 29 14 33 33 22 27 26 26 30 28 28 28 28 28 33 31 31 |
| Pins PIR I PLL POP POR POR POR | PIC18F6XJ10/6XJ15 PIC18F8XJ10/8XJ15 ENVREG External Oscillator ICSP Master Clear (MCLR Power Supply VCAP/VDDCORE Registers 1 ECPLL Oscillator Mode HSPLL Oscillator Mode HSPLL Oscillator Mode See Power-on Reset. TA Associated Registers 1 PORTA Register 1 TB Associated Registers 1 TB Associated Register 1 TRISA Register 1 PORTB Register 1 PORTB Register 1 PORTB Register 1 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 1 TC Associated Registers 1 TC Associated Register 1 TC Associated Registers 1 TC < | 17 29 30 29 28 29 133 332 27 26 30 22 27 26 30 22 23 33 33 32 27 26 30 28 28 33 31 31 31 |

| Associated Registers |
|---|
| LATD Register |
| PORTD Register |
| TRISD Register |
| PORTE |
| |
| Analog Port Pins |
| Associated Registers139 |
| LATE Register 137 |
| PORTE Register 137 |
| PSP Mode Select (PSPMODE Bit)148 |
| RE0/RD Pin |
| RE1/WR Pin |
| |
| RE2/CS Pin |
| TRISE Register |
| PORTF |
| Associated Registers 141 |
| LATF Register140 |
| PORTF Register140 |
| TRISF Register |
| PORTG |
| |
| Associated Registers |
| LATG Register |
| PORTG Register 142 |
| TRISG Register 142 |
| PORTH |
| Associated Registers145 |
| LATH Register |
| PORTH Register |
| |
| TRISH Register |
| PORTJ |
| Associated Registers 147 |
| LATJ Register146 |
| PORTJ Register146 |
| TRISJ Register |
| Power-Managed Modes |
| • |
| and EUSART Operation |
| and SPI Operation |
| Clock Transitions and Status Indicators 40 |
| Entering |
| Exiting Idle and Sleep Modes45 |
| By Interrupt45 |
| By Reset |
| By WDT Time-out |
| |
| Without an Oscillator Start-up Delay |
| Idle Modes |
| PRI_IDLE44 |
| RC_IDLE45 |
| |
| SEC_IDLE44 |
| |
| Multiple Sleep Commands40 |
| Multiple Sleep Commands |
| Multiple Sleep Commands |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 Power-up Delays 37 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 Power-up Delays 37 Power-up Timer (PWRT) 37, 50 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 Power-up Delays 37 Power-up Timer (PWRT) 37, 50 Time-out Sequence 50 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 Power-up Delays 37 Power-up Timer (PWRT) 37, 50 Time-out Sequence 50 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 Power-up Delays 37 Power-up Timer (PWRT) 37, 50 Time-out Sequence 50 Prescaler 182 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 Power-up Delays 37 Power-up Timer (PWRT) 37, 50 Time-out Sequence 50 Prescaler 182 Prescaler, Timer0 153 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 Power-up Delays 37 Power-up Timer (PWRT) 37, 50 Time-out Sequence 50 Prescaler 182 Prescaler, Timer0 153 Prescaler, Timer2 (Timer4) 175 |
| Multiple Sleep Commands 40 Run Modes 40 PRI_RUN 40 RC_RUN 42 SEC_RUN 40 Selecting 39 Sleep Mode 43 Summary (table) 39 Power-on Reset (POR) 49 Power-up Delays 37 Power-up Timer (PWRT) 37, 50 Time-out Sequence 50 Prescaler 182 Prescaler, Timer0 153 |

| PRI_RUN Mode 4 | 10 |
|---|----------|
| Program Counter 6 | 33 |
| PCL, PCH and PCU Registers 6 | 63 |
| PCLATH and PCLATU Registers | 33 |
| Program Memory | |
| Extended Instruction Set 8 | 31 |
| Flash Configuration Words 6 | 60 |
| Hard Memory Vectors 6 | 60 |
| Instructions | 67 |
| Two-Word 6 | ò7 |
| Interrupt Vector 6 | 60 |
| Look-up Tables 6 | 65 |
| Memory Maps5 | 59 |
| Hard Vectors and Configuration Words | 60 |
| Modes | |
| Extended Microcontroller6 | 51 |
| Extended Microcontroller (Address Shifting) 6 | 62 |
| Memory Access (table) | |
| Microcontroller | |
| Modes (PIC18F8XJ10/8XJ15)6 | 51 |
| Reset Vector 6 | |
| Program Verification and Code Protection | |
| Programming, Device Instructions | |
| PSP. See Parallel Slave Port. | |
| Pulse-Width Modulation. See PWM (CCP Module) | |
| and PWM (ECCP Module). | |
| PUSH | 2 |
| PUSH and POP Instructions | |
| PUSHL | |
| PWM (CCP Module) | ,0 |
| Associated Registers | 76 |
| Duty Cycle | |
| Example Frequencies/Resolutions | |
| Operation Setup | |
| Period | |
| Period | |
| TMR2 (TMR4) to PR2 (PR4) Match | די אז |
| TMR2 (TMR4) to PR2 (PR4) Match | + >1 |
| TMR2 to PR2 Match | |
| | |
| PWM (ECCP Module) | |
| Direction Change in Full-Bridge Output Mode | |
| | |
| Duty Cycle | |
| Effects of a Reset | |
| | |
| Example Frequencies/Resolutions | |
| Full-Bridge Application Example | |
| Full-Bridge Mode | |
| Half-Bridge Mode | |
| Half-Bridge Output Mode Applications Example 18 | |
| Output Configurations | |
| Output Relationships (Active-High) | |
| Output Relationships (Active-Low) | |
| Period | |
| Programmable Dead-Band Delay | |
| Setup for PWM Operation | |
| Start-up Considerations 18 | 39 |
| Q | |
| | |

| Q Clock | . 175, | 182 |
|---------|--------|-----|
|---------|--------|-----|

R

| RAM. See Data Memory. | |
|-----------------------|----|
| RC_IDLE Mode | 45 |
| RC_RUN Mode | 42 |
| RCALL | |

| RCON Register | |
|--|-----|
| Bit Status During Initialization | 52 |
| Reader Response | 406 |
| Register File | 71 |
| Register File Summary73 | -76 |
| Registers | |
| ADCON0 (A/D Control 0) | 261 |
| ADCON1 (A/D Control 1) | 262 |
| ADCON2 (A/D Control 2) | 263 |
| BAUDCONx (Baud Rate Control) | 242 |
| CCPxCON (CCPx Control) | 169 |
| CCPxCON (ECCPx Control) | 177 |
| CMCON (Comparator Control) | 271 |
| CONFIG1H (Configuration 1 High) | 283 |
| CONFIG1L (Configuration 1 Low) | |
| CONFIG2H (Configuration 2 High) | 284 |
| CONFIG2L (Configuration 2 Low) | |
| CONFIG3H (Configuration 3 High) | 285 |
| CONFIG3L (Configuration 3 Low) | |
| CVRCON (Comparator Voltage | |
| Reference Control) | 277 |
| DEVID1 (Device ID 1) | |
| DEVID2 (Device ID 2) | |
| ECCPxAS (Enhanced CCPx Auto-Shutdown | |
| Control) | 189 |
| ECCPxDEL (PWM Dead-Band Delay) | |
| EECON1 (EEPROM Control 1) | 87 |
| INTCON (Interrupt Control) | |
| INTCON2 (Interrupt Control 2) | |
| INTCON3 (Interrupt Control 3) | |
| IPR1 (Peripheral Interrupt Priority 1) | |
| IPR2 (Peripheral Interrupt Priority 2) | |
| IPR3 (Peripheral Interrupt Priority 3) | |
| MEMCON (External Memory Bus Control) | |
| OSCCON (Oscillator Control) | |
| OSCTUNE (PLL Control) | |
| PIE1 (Peripheral Interrupt Enable 1) | |
| PIE2 (Peripheral Interrupt Enable 2) | |
| | |
| PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) | 119 |
| | |
| PIR2 (Peripheral Interrupt Request (Flag) 2) | |
| PIR3 (Peripheral Interrupt Request (Flag) 3) | 110 |
| PSPCON (Parallel Slave Port Control) | |
| RCON (Reset Control) | |
| RCSTAx (Receive Status and Control) | 241 |
| SSPxADD (MSSP1 and MSSP2 Address) | |
| SSPxCON1 (MSSPx Control 1, I ² C Mode) | |
| SSPxCON1 (MSSPx Control 1, SPI Mode) | 195 |
| SSPxCON2 (MSSPx Control 2, | |
| I ² C Master Mode) | 206 |
| SSPxSTAT (MSSPx Status, I ² C Mode) | |
| SSPxSTAT (MSSPx Status, SPI Mode) | |
| STATUS | |
| STKPTR (Stack Pointer) | |
| T0CON (Timer0 Control) | |
| T1CON (Timer1 Control) | |
| T2CON (Timer2 Control) | |
| T3CON (Timer3 Control) | |
| T4CON (Timer4 Control) | |
| TXSTAx (Transmit Status and Control) | |
| WDTCON (Watchdog Timer Control) | |
| RESET | 323 |
| | |

| Reset | 47 |
|--|-----|
| Brown-out Reset (BOR) | 47 |
| MCLR Reset, During Power-Managed Modes | |
| MCLR Reset, Normal Operation | |
| Power-on Reset (POR) | |
| RESET Instruction | |
| Stack Full Reset | 47 |
| Stack Underflow Reset | 47 |
| Watchdog Timer (WDT) Reset | |
| Resets | |
| Brown-out Reset (BOR) | 281 |
| Oscillator Start-up Timer (OST) | 281 |
| Power-on Reset (POR) | |
| Power-up Timer (PWRT) | |
| RETFIE | 324 |
| RETLW | 324 |
| RETURN | 325 |
| Return Address Stack | 63 |
| Return Stack Pointer (STKPTR) | |
| RLCF | 325 |
| RLNCF | 326 |
| RRCF | 326 |
| RRNCF | 327 |
| S | |
| SCKx | 193 |
| SDIx | 193 |

| SDIx | . 193 |
|---|-------|
| SDOx | . 193 |
| SEC_IDLE Mode | 44 |
| SEC_RUN Mode | 40 |
| Serial Clock, SCKx | . 193 |
| Serial Data In (SDIx) | . 193 |
| Serial Data Out (SDOx) | . 193 |
| Serial Peripheral Interface. See SPI Mode. | |
| SETF | . 327 |
| Slave Select (SSx) | . 193 |
| SLEEP | |
| Sleep | |
| OSC1 and OSC2 Pin States | 37 |
| Software Simulator (MPLAB SIM) | . 344 |
| Special Event Trigger. See Compare (ECCP Module). | |
| Special Features of the CPU | . 281 |
| SPI Mode (MSSP) | . 193 |
| Associated Registers | . 202 |
| Bus Mode Compatibility | . 201 |
| Clock Speed, Interactions | . 201 |
| Effects of a Reset | . 201 |
| Enabling SPI I/O | . 197 |
| Master Mode | . 198 |
| Master/Slave Connection | . 197 |
| Operation | . 196 |
| Operation in Power-Managed Modes | |
| Serial Clock | . 193 |
| Serial Data In | . 193 |
| Serial Data Out | . 193 |
| Slave Mode | . 199 |
| Slave Select | . 193 |
| Slave Select Synchronization | . 199 |
| SPI Clock | . 198 |
| SSPxBUF Register | |
| SSPxSR Register | . 198 |
| Typical Connection | . 197 |
| SSPOV | . 229 |
| | |

| SSPOV Status Flag | |
|-----------------------------|----------|
| SSPxSTAT Register | |
| R/W Bit | 209, 211 |
| SSx | 193 |
| Stack Full/Underflow Resets | 65 |
| SUBFSR | 339 |
| SUBFWB | |
| SUBLW | |
| SUBULNK | 339 |
| SUBWF | |
| SUBWFB | |
| SWAPF | |
| | |

Т

| Table Pointer Operations (table) | | | | |
|-------------------------------------|-----|--|--|--|
| Table Reads/Table Writes | 65 | | | |
| TBLRD | | | | |
| TBLWT | 332 | | | |
| Timer0 | | | | |
| Associated Registers | 153 | | | |
| Operation | | | | |
| Overflow Interrupt | 153 | | | |
| Prescaler | 153 | | | |
| Switching Assignment | 153 | | | |
| Prescaler Assignment (PSA Bit) | | | | |
| Prescaler Select (T0PS2:T0PS0 Bits) | 153 | | | |
| Prescaler. See Prescaler, Timer0. | | | | |
| Reads and Writes in 16-Bit Mode | 152 | | | |
| Source Edge Select (T0SE Bit) | 152 | | | |
| Source Select (T0CS Bit) | | | | |
| Timer1 | | | | |
| 16-Bit Read/Write Mode | | | | |
| Associated Registers | | | | |
| Interrupt | | | | |
| Low-Power Option | | | | |
| Operation | | | | |
| Oscillator | | | | |
| Layout Considerations | | | | |
| Oscillator, as Secondary Clock | | | | |
| Overflow Interrupt | | | | |
| Resetting, Using the ECCP | | | | |
| Special Event Trigger | 158 | | | |
| Special Event Trigger (ECCP) | | | | |
| TMR1H Register | | | | |
| TMR1L Register | | | | |
| Use as a Clock Source | | | | |
| Use as a Real-Time Clock | | | | |
| Timer2 | | | | |
| Associated Registers | | | | |
| Interrupt | | | | |
| Operation | | | | |
| Output | | | | |
| PR2 Register | | | | |
| TMR2 to PR2 Match Interrupt | | | | |
| Timer3 | | | | |
| 16-Bit Read/Write Mode | | | | |
| Associated Registers | | | | |
| Operation | | | | |
| • | | | | |
| Oscillator | - | | | |
| Special Event Trigger (ECCP) | | | | |
| TMR3H Register | | | | |
| | | | | |
| TMR3L Register | 103 | | | |

| Timer4 | 167 |
|---|-----|
| Associated Registers | |
| MSSP Clock Shift | |
| Operation | |
| Postscaler. See Postscaler, Timer4. | |
| PR4 Register | 167 |
| Prescaler. See Prescaler, Timer4. | |
| TMR4 Register | 167 |
| TMR4 to PR4 Match Interrupt 167, | |
| Timing Diagrams | 100 |
| A/D Conversion | 202 |
| Asynchronous Reception | |
| | |
| Asynchronous Transmission | |
| Asynchronous Transmission (Back to Back) | |
| Automatic Baud Rate Calculation | 248 |
| Auto-Wake-up Bit (WUE) During | |
| Normal Operation | |
| Auto-Wake-up Bit (WUE) During Sleep | |
| Baud Rate Generator with Clock Arbitration | |
| BRG Overflow Sequence | 248 |
| BRG Reset Due to SDAx Arbitration During | |
| Start Condition | 235 |
| Bus Collision During a Repeated Start | |
| Condition (Case 1) | 236 |
| Bus Collision During a Repeated Start | |
| Condition (Case 2) | 236 |
| Bus Collision During a Start Condition | |
| (SCLx = 0) | 235 |
| Bus Collision During a Stop | |
| Condition (Case 1) | 237 |
| Bus Collision During a Stop | |
| Condition (Case 2) | 237 |
| Bus Collision During Start Condition | 201 |
| (SDAx Only) | 234 |
| Bus Collision for Transmit and Acknowledge | |
| Capture/Compare/PWM (Including | 200 |
| ECCP Modules) | 270 |
| | |
| CLKO and I/O | |
| Clock Synchronization | |
| Clock/Instruction Cycle | 66 |
| EUSART Synchronous Receive | |
| (Master/Slave) | 381 |
| EUSART Synchronous Transmission | |
| (Master/Slave) | 381 |
| Example SPI Master Mode (CKE = 0) | |
| Example SPI Master Mode (CKE = 1) | |
| Example SPI Slave Mode (CKE = 0) | |
| Example SPI Slave Mode (CKE = 1) | 376 |
| External Clock (All Modes Except PLL) | 364 |
| External Memory Bus for Sleep | |
| (Extended Microcontroller Mode) 102, | 104 |
| External Memory Bus for TBLRD | |
| (Extended Microcontroller Mode) 102, | 104 |
| Fail-Safe Clock Monitor | |
| First Start Bit Timing | |
| Full-Bridge PWM Output | |
| Half-Bridge PWM Output | |
| I ² C Acknowledge Sequence | |
| I ² C Bus Data | |
| I ² C Bus Start/Stop Bits | |
| I ² C Master Mode (7 or 10-Bit Transmission) | |
| I ² C Master Mode (7-Bit Reception) | |
| | 201 |

| I ² C Slave Mode (10-Bit Reception, SEN = 0, |
|--|
| ADMSK = 01001) |
| I ² C Slave Mode (10-Bit Reception, SEN = 0) |
| I ² C Slave Mode (10-Bit Reception, SEN = 1) |
| I ² C Slave Mode (10-Bit Transmission)217 |
| I^2C Slave Mode (7-Bit Reception, SEN = 0, |
| ADMSK = 01011)213 |
| $I^{2}C$ Slave Mode (7-Bit Reception, SEN = 0) |
| I ² C Slave Mode (7-Bit Reception, SEN = 1)220 I ² C Slave Mode (7-Bit Transmission)214 |
| I ² C Slave Mode General Call Address Sequence |
| (7 or 10-Bit Addressing Mode) |
| I ² C Stop Condition Receive or Transmit Mode232 |
| Master SSP I ² C Bus Data |
| Master SSP I ² C Bus Start/Stop Bits |
| Parallel Slave Port (PSP) Read150 |
| Parallel Slave Port (PSP) Write |
| Program Memory Read |
| Program Memory Write |
| Auto-Restart Disabled) |
| PWM Auto-Shutdown (P1RSEN = 1, |
| Auto-Restart Enabled)190 |
| PWM Direction Change |
| PWM Direction Change at Near |
| 100% Duty Cycle187 |
| PWM Output |
| Repeated Start Condition |
| Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 370 |
| Send Break Character Sequence |
| Slave Synchronization |
| Slow Rise Time (MCLR Tied to VDD, |
| VDD Rise > TPWRT) |
| SPI Mode (Master Mode)198 |
| SPI Mode (Slave Mode, CKE = 0)200 |
| SPI Mode (Slave Mode, CKE = 1)200 |
| Synchronous Reception (Master Mode, SREN)257 |
| Synchronous Transmission255 Synchronous Transmission (Through TXEN)256 |
| Time-out Sequence on Power-up |
| (MCLR Not Tied to VDD), Case 1 |
| Time-out Sequence on Power-up |
| (MCLR Not Tied to VDD), Case 2 |
| Time-out Sequence on Power-up |
| (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer0 and Timer1 External Clock |
| Transition for Entry to Idle Mode |
| Transition for Entry to SEC_RUN Mode |
| Transition for Two-Speed Start-up |
| (INTRC to HSPLL) |
| Transition for Wake From Idle to Run Mode |
| Transition for Wake From Sleep (HSPLL)43 |
| Transition From RC_RUN Mode to |
| PRI_RUN Mode42 |
| Transition from SEC_RUN Mode to |
| PRI_RUN Mode (HSPLL) |
| Transition to RC_RUN Mode42 |
| Timing Diagrams and Specifications |
| Timing Diagrams and Specifications |
| Timing Diagrams and Specifications AC Characteristics Internal RC Accuracy |

| Capture/Compare/PWM Requirements | |
|---|-----|
| (Including ECCP Modules) | 72 |
| CLKO and I/O Requirements | |
| EUSART Synchronous Receive | |
| Requirements | 81 |
| EUSART Synchronous Transmission | 01 |
| Requirements | 01 |
| (Master Mode, CKE = 0) | 73 |
| Example SPI Mode Requirements | 10 |
| (Master Mode, CKE = 1) | 74 |
| Example SPI Mode Requirements | |
| (Slave Mode, CKE = 0) | 75 |
| Example SPI Slave Mode Requirements | |
| (CKE = 1) | |
| External Clock Requirements | |
| I ² C Bus Data Requirements (Slave Mode) | 78 |
| I ² C Bus Start/Stop Bits Requirements | |
| (Slave Mode) | |
| Master SSP I ⁻ C Bus Data Requirements | 80 |
| Requirements | 70 |
| Parallel Slave Port Requirements | 72 |
| PLL Clock | |
| Program Memory Write Requirements | |
| Reset, Watchdog Timer, Oscillator Start-up | |
| Timer, Power-up Timer and Brown-out | |
| Reset Requirements | 70 |
| Timer0 and Timer1 External Clock | |
| Requirements | 71 |
| Top-of-Stack Access | 63 |
| TRISE Register | |
| PSPMODE Bit | |
| TSTFSZ | |
| Two-Speed Start-up | 89 |
| Example Cases | 67 |
| TXSTAx Register | 07 |
| BRGH Bit | 43 |
| | |
| U | |
| Unused I/Os | 30 |
| V | |
| • | ~~ |
| | 88 |
| Voltage Reference Specifications | |
| | 00 |
| W | |
| Watchdog Timer (WDT) 281, 28 | 87 |
| Associated Registers | 87 |
| Control Register 28 | |
| During Oscillator Failure | |
| Programming Considerations | |
| WCOL | |
| WCOL Status Flag | |
| WWW Address | |
| | . + |
| X | |

Х

| XORLW | 333 |
|-------|-----|
| XORWF | 334 |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| To: | Technical Publications Manager | Total Pages Sent | | | | | | | |
|--------------|---|--|--|--|--|--|--|--|--|
| RE: | Reader Response | | | | | | | | |
| From | : Name | | | | | | | | |
| | | | | | | | | | |
| | Address | | | | | | | | |
| | City / State / ZIP / Country | | | | | | | | |
| | Telephone: () | FAX: () | | | | | | | |
| Appli | Application (optional): | | | | | | | | |
| Woul | d you like a reply? <u>Y</u> N | | | | | | | | |
| Devic | ce: PIC18F87J10 Family | Literature Number: DS39663F | | | | | | | |
| Ques | tions: | | | | | | | | |
| 1. V | Vhat are the best features of this docu | iment? | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| 2. ⊦ | low does this document meet your ha | rdware and software development needs? | | | | | | | |
| _ | | | | | | | | | |
| _ | | | | | | | | | |
| 3. C | to you find the organization of this doo | cument easy to follow? If not, why? | | | | | | | |
| _ | | | | | | | | | |
| - | | | | | | | | | |
| 4. V | Vhat additions to the document do you | u think would enhance the structure and subject? | | | | | | | |
| _ | | | | | | | | | |
| _ | | | | | | | | | |
| 5. V | 5. What deletions from the document could be made without affecting the overall usefulness? | | | | | | | | |
| _ | | | | | | | | | |
| _ | | | | | | | | | |
| 6. IS | 6. Is there any incorrect or misleading information (what and where)? | | | | | | | | |
| _ | | | | | | | | | |
| | low would you improve this desument | | | | | | | | |
| <i>i</i> . F | 7. How would you improve this document? | | | | | | | | |
| _ | | | | | | | | | |
| - | | | | | | | | | |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | X <u>/XX XXX</u> | Examples: |
|-------------------|--|--|
| Device | Temperature Package Pattern Range | a) PIC18F86J10-I/PT 301 = Industrial temp., TQFP package, QTP pattern #301. b) PIC18F65J15T-I/PT = Tape and reel, Industrial temp., TQFP package. |
| Device | PIC18F65J10/65J15/66J10/66J15/67J10 ⁽¹⁾ , PIC18F85J10/85J15/86J10/86J15/87J10 ⁽¹⁾ , PIC18F65J10/65J15/66J10/66J15/67J10T ⁽²⁾ , PIC18F85J10/85J15/86J10/86J15/87J10T ⁽²⁾ | |
| Temperature Range | I = -40° C to $+85^{\circ}$ C (Industrial) | |
| Package | PT = TQFP (Thin Quad Flatpack) | |
| Pattern | QTP, SQTP, Code or Special Requirements (blank otherwise) | Note 1: F = Standard Voltage Range 2: T = in tape and reel |



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09