

18-pin Enhanced FLASH/EEPROM 8-Bit Microcontroller

High Performance RISC CPU Features:

- · Only 35 single word instructions to learn
- All instructions single-cycle except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 1024 words of program memory
- · 68 bytes of Data RAM
- 64 bytes of Data EEPROM
- 14-bit wide instruction words
- · 8-bit wide data bytes
- 15 Special Function Hardware registers
- · Eight-level deep hardware stack
- · Direct, indirect and relative addressing modes
- Four interrupt sources:
 - External RB0/INT pin
 - TMR0 timer overflow
 - PORTB<7:4> interrupt-on-change
 - Data EEPROM write complete


Peripheral Features:


- 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 25 mA source max. per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prescaler

Special Microcontroller Features:

- 10,000 erase/write cycles Enhanced FLASH Program memory typical
- 10,000,000 typical erase/write cycles EEPROM Data memory typical
- EEPROM Data Retention > 40 years
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own On-Chip RC Oscillator for reliable operation
- · Code protection
- · Power saving SLEEP mode
- · Selectable oscillator options

Pin Diagrams





CMOS Enhanced FLASH/EEPROM Technology:

- · Low power, high speed technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.0V to 5.5V
 - Industrial: 2.0V to 5.5V
- · Low power consumption:
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μA typical @ 2V, 32 kHz
 - < 0.5 μ A typical standby current @ 2V

Table of Contents

1.0	Device Overview	3
2.0	Memory Organization	5
3.0	Data EEPROM Memory	13
4.0	I/O Ports	15
5.0	Timer0 Module	
6.0	Special Features of the CPU	21
7.0	Instruction Set Summary	
8.0	Development Support	43
9.0	Electrical Characteristics	
10.0	DC/AC Characteristic Graphs	59
11.0		69
	ndix A: Revision History	
Appe	ndix B: Conversion Considerations	78
Appe	ndix C: Migration from Baseline to	
Mid-r	ange Devices80	
INDE	x	81
The I	Vicrochip Web Site	85
Custo	omer Change Notification Service	85
	omer Support	
Read	ler Response	86
	6F84A Product Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F84A device. Additional information may be found in the PIC® Mid-Range Reference Manual, (DS33023), which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F84A belongs to the mid-range family of the PIC® microcontroller devices. A block diagram of the device is shown in Figure 1-1.

The program memory contains 1K words, which translates to 1024 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 68 bytes. Data EEPROM is 64 bytes.

There are also 13 I/O pins that are user-configured on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- · External interrupt
- · Change on PORTB interrupt
- · Timer0 clock input

Table 1-1 details the pinout of the device with descriptions and details for each pin.

FIGURE 1-1: PIC16F84A BLOCK DIAGRAM




TABLE 1-1: PIC16F84A PINOUT DESCRIPTION

Pin Name	PDIP No.	SOIC No.	SSOP No.	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	16	18	ı	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	19	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR	4	4	4	I/P	ST	Master Clear (Reset) input/programming voltage input. This pin is an active low RESET to the device.
						PORTA is a bi-directional I/O port.
RA0	17	17	19	I/O	TTL	
RA1	18	18	20	I/O	TTL	
RA2	1	1	1	I/O	TTL	
RA3	2	2	2	I/O	TTL	
RA4/T0CKI	3	3	3	I/O	ST	Can also be selected to be the clock input to the TMR0 timer/counter. Output is open drain type.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	6	7	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	7	7	8	I/O	TTL	
RB2	8	8	9	I/O	TTL	
RB3	9	9	10	I/O	TTL	
RB4	10	10	11	I/O	TTL	Interrupt-on-change pin.
RB5	11	11	12	I/O	TTL	Interrupt-on-change pin.
RB6	12	12	13	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming clock.
RB7	13	13	14	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming data.
Vss	5	5	5,6	Р	_	Ground reference for logic and I/O pins.
VDD	14	14	15,16	Р	_	Positive supply for logic and I/O pins.

Legend: I= input O = Output

I/O = Input/Output

P = Power

— = Not used TTL = TTL input ST = Schmitt Trigger input **Note 1:** This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F84A. These are the program memory and the data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory, but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The 64 bytes of data EEPROM memory have the address range 0h-3Fh. More details on the EEPROM memory can be found in Section 3.0.


Additional information on device memory may be found in the PIC[®] Mid-Range Reference Manual, (DS33023).

2.1 Program Memory Organization

The PIC16FXX has a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F84A, the first 1K x 14 (0000h-03FFh) are physically implemented (Figure 2-1). Accessing a location above the physically implemented address will cause a wraparound. For example, for locations 20h, 420h, 820h, C20h, 1020h, 1420h, 1820h, and 1C20h, the instruction will be the same.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK - PIC16F84A



2.2 Data Memory Organization

The data memory is partitioned into two areas. The first is the Special Function Registers (SFR) area, while the second is the General Purpose Registers (GPR) area. The SFRs control the operation of the device.

Portions of data memory are banked. This is for both the SFR area and the GPR area. The GPR area is banked to allow greater than 116 bytes of general purpose RAM. The banked areas of the SFR are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the STATUS Register. Figure 2-2 shows the data memory map organization.

Instructions MOVWF and MOVF can move values from the W register to any location in the register file ("F"), and vice-versa.

The entire data memory can be accessed either directly using the absolute address of each register file or indirectly through the File Select Register (FSR) (Section 2.5). Indirect addressing uses the present value of the RP0 bit for access into the banked areas of data memory.

Data memory is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected by clearing the RP0 bit (STATUS<5>). Setting the RP0 bit selects Bank 1. Each Bank extends up to 7Fh (128 bytes). The first twelve locations of each Bank are reserved for the Special Function Registers. The remainder are General Purpose Registers, implemented as static RAM.

2.2.1 GENERAL PURPOSE REGISTER FILE

Each General Purpose Register (GPR) is 8-bits wide and is accessed either directly or indirectly through the FSR (Section 2.5).

The GPR addresses in Bank 1 are mapped to addresses in Bank 0. As an example, addressing location 0Ch or 8Ch will access the same GPR.

FIGURE 2-2: REGISTER FILE MAP - PIC16F84A

File Addre	SS	F	ile Address		
00h	Indirect addr.(1)	Indirect addr.(1)	80h		
01h	TMR0	OPTION_REG	81h		
02h	PCL	PCL	82h		
03h	STATUS	STATUS	83h		
04h	FSR	FSR	84h		
05h	PORTA	TRISA	85h		
06h	PORTB	TRISB	86h		
07h	_	_	87h		
08h	EEDATA	EECON1	88h		
09h	EEADR	EECON2 ⁽¹⁾	89h		
0Ah	PCLATH	PCLATH	8Ah		
0Bh	INTCON	INTCON	8Bh		
0Ch			8Ch		
	68 General Purpose Registers (SRAM)	Mapped (accesses) in Bank 0			
4Fh 50h			CFh D0h		
7Fh			FFh		
	Bank 0	Bank 1			
☐ Unimp	olemented data me	emory location, rea	nd as '0'.		
Note 1: Not a physical register					

Note 1: Not a physical register.

2.3 Special Function Registers

The Special Function Registers (Figure 2-2 and Table 2-1) are used by the CPU and Peripheral functions to control the device operation. These registers are static RAM.

The special function registers can be classified into two sets, core and peripheral. Those associated with the core functions are described in this section. Those related to the operation of the peripheral features are described in the section for that specific feature.

TABLE 2-1: SPECIAL FUNCTION REGISTER FILE SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Details on page
Bank	Bank 0										
00h	INDF	Uses cor	itents of FSI	R to addre	ss Data Mem	ory (not a p	hysical re	gister)			11
01h	TMR0	8-bit Rea	I-Time Clocl	k/Counter						xxxx xxxx	20
02h	PCL	Low Orde	er 8 bits of th	ne Progran	m Counter (Po	C)				0000 0000	11
03h	STATUS ⁽²⁾	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	8
04h	FSR	Indirect D	Data Memory	/ Address	Pointer 0					xxxx xxxx	11
05h	PORTA ⁽⁴⁾	_	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	16
06h	PORTB ⁽⁵⁾	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	18
07h	_	Unimpler	mented locat	tion, read	as '0'					_	_
08h	EEDATA	EEPRON	EEPROM Data Register xxxx xxx						xxxx xxxx	13,14	
09h	EEADR	EEPRON	/I Address R	egister						xxxx xxxx	13,14
0Ah	PCLATH	_	_	_	Write Buffer	for upper 5	bits of the	PC ⁽¹⁾		0 0000	11
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10
Bank	1				•	•			•	•	
80h	INDF	Uses Co	ntents of FS	R to addre	ess Data Mem	nory (not a p	ohysical re	gister)			11
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	9
82h	PCL	Low orde	r 8 bits of P	rogram Co	ounter (PC)	I.			I.	0000 0000	11
83h	STATUS ⁽²⁾	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	8
84h	FSR	Indirect of	lata memory	address	pointer 0					xxxx xxxx	11
85h	TRISA	_	_	_	PORTA Data	Direction F	Register			1 1111	16
86h	TRISB	PORTB I	Data Direction	n Registe	r					1111 1111	18
87h	_	Unimpler	nented locat	tion, read	as '0'					_	_
88h	EECON1	_	_	_	EEIF	WRERR	WREN	WR	RD	0 x000	13
89h	EECON2	EEPRON	/I Control Re	gister 2 (r	not a physical	register)					14
0Ah	PCLATH	_	_		Write buffer f	for upper 5	bits of the	PC ⁽¹⁾		0 0000	11
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10

Legend: x = unknown, u = unchanged. - = unimplemented, read as '0', q = value depends on condition

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> are never transferred to PCLATH.
 - 2: The TO and PD status bits in the STATUS register are not affected by a MCLR Reset.
 - 3: Other (non power-up) RESETS include: external RESET through MCLR and the Watchdog Timer Reset.
 - 4: On any device RESET, these pins are configured as inputs.
 - 5: This is the value that will be in the port output latch.

2.3.1 STATUS REGISTER

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bit for data memory.

As with any register, the STATUS register can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Only the BCF, BSF, SWAPF and MOVWF instructions should be used to alter the STATUS register (Table 7-2), because these instructions do not affect any status bit.

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16F84A and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
 - **3:** When the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. The specified bit(s) will be updated according to device logic

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
hit 7							hit 0

on 7 0 Chimpicine itea. Maintain as 0	bit 7-6	Unimplemented: Maintain as '0),
---------------------------------------	---------	-------------------------------	----

bit 5 RP0: Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

bit 4 **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **PD**: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	d bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.3.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external INT interrupt, TMR0, and the weak pull-ups on PORTB.

Note: When the prescaler is assigned to the WDT (PSA = '1'), TMR0 has a 1:1 prescaler assignment.

REGISTER 2-2: OPTION REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 **INTEDG**: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 **PSA**: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS2:PS0**: Prescaler Rate Select bits

000 1:2 1:1 001 1:4 1:2 010 1:8 1:4 011 1:16 1:8 100 1:32 1:1 101 1:64 1:3 110 1:128 1:6 111 1:256 1:1	2 4 3 16 32 64

Legend:				_
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

2.3.3 INTCON REGISTER

The INTCON register is a readable and writable register that contains the various enable bits for all interrupt sources.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 2-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-x						
GIE	EEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF
bit 7							bit 0

Note:

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 **EEIE**: EE Write Complete Interrupt Enable bit

1 = Enables the EE Write Complete interrupts

0 = Disables the EE Write Complete interrupt

bit 5 **T0IE**: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 **T0IF**: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

0 = None of the RB7:RB4 pins have changed state

2.4 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. If the program counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP. All updates to the PCH register go through the PCLATH register.

2.4.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

2.5 Indirect Addressing; INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- · Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	clear INDF register;
	incf	FSR	;inc pointer
	btfss	FSR,4	;all done?
	goto	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-3. However, IRP is not used in the PIC16F84A.

FIGURE 2-3: DIRECT/INDIRECT ADDRESSING



3.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F84A devices have 64 bytes of data EEPROM with an address range from 0h to 3Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write-time will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PIC[®] Mid-Range Reference Manual (DS33023).

REGISTER 3-1: EECON1 REGISTER (ADDRESS 88h)

U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
_	_	_	EEIF	WRERR	WREN	WR	RD
bit 7							bit 0

- bit 7-5 Unimplemented: Read as '0'
- bit 4 **EEIF:** EEPROM Write Operation Interrupt Flag bit
 - 1 = The write operation completed (must be cleared in software)
 - 0 = The write operation is not complete or has not been started
- bit 3 WRERR: EEPROM Error Flag bit
 - 1 = A write operation is prematurely terminated
 (any MCLR Reset or any WDT Reset during normal operation)
 - 0 = The write operation completed
- bit 2 WREN: EEPROM Write Enable bit
 - 1 = Allows write cycles
 - 0 = Inhibits write to the EEPROM
- bit 1 WR: Write Control bit
 - 1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.
 - 0 = Write cycle to the EEPROM is complete
- bit 0 RD: Read Control bit
 - 1 = Initiates an EEPROM read RD is cleared in hardware. The RD bit can only be set (not cleared) in software.
 - 0 = Does not initiate an EEPROM read

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.1 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore, it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 3-1: DATA EEPROM READ

```
BCF
        STATUS, RP0
                    ; Bank 0
MOVI-W
        CONFIG_ADDR ;
MOVWF
                    ; Address to read
        EEADR
BSF
        STATUS, RPO ; Bank 1
BSF
        EECON1, RD ; EE Read
        STATUS, RPO ; Bank 0
BCF
       EEDATA, W ; W = EEDATA
MOVE
```

3.2 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 3-2: DATA EEPROM WRITE

```
BSF
          STATUS, RPO ; Bank 1
  BCF
           INTCON, GIE ; Disable INTs.
          EECON1, WREN ; Enable Write
  BSF
  MOVIW
          55h
  MOVWF
          EECON2
                       ; Write 55h
  MOVLW
          AAh
Sequence
          EECON2
                       ; Write AAh
  MOVWF
                       ; Set WR bit
  BSF
          EECON1,WR
                           begin write
          INTCON, GIE ; Enable INTs.
```

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

3.3 Write Verify

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (Example 3-3) to the desired value to be written. This should be used in applications where an EEPROM bit will be stressed near the specification limit.

Generally, the EEPROM write failure will be a bit which was written as a '0', but reads back as a '1' (due to leakage off the bit).

EXAMPLE 3-3: WRITE VERIFY

```
BCF STATUS, RP0 ; Bank 0
      :
                      ; Any code
                      ; can go here
     MOVF EEDATA, W
                      ; Must be in Bank 0
          STATUS, RP0 ; Bank 1
     BSF
READ
         EECON1, RD ; YES, Read the
     BSF
                      ; value written
     BCF
          STATUS, RPO ; Bank 0
                      ; Is the value written
                      ; (in W reg) and
                      ; read (in EEDATA)
                      ; the same?
     SUBWF EEDATA, W
     BTFSS STATUS, Z ; Is difference 0?
      GOTO WRITE_ERR ; NO, Write error
```

TABLE 3-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
08h	EEDATA	EEPRO	M Data R	egister						xxxx xxxx	uuuu uuuu
09h	EEADR	EEPRO	M Addres	ss Registe	er					xxxx xxxx	uuuu uuuu
88h	EECON1	_	_	_	EEIF	WRERR	WREN	WR	RD	0 x000	0 q000
89h	EECON2	EEPRO	M Contro	l Registe	r 2						

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM.

4.0 **I/O PORTS**

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC[®] Mid-Range Reference Manual (DS33023).

4.1 PORTA and TRISA Registers

PORTA is a 5-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Note: On a Power-on Reset, these pins are configured as inputs and read as '0'.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read. This value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

EXAMPLE 4-1: INITIALIZING PORTA

```
BCF
        STATUS, RP0 ;
CLRF
        PORTA
                    ; Initialize PORTA by
                    ; clearing output
                    ; data latches
BSF
        STATUS, RP0 ; Select Bank 1
MOVLW
        0x0F
                    ; Value used to
                    ; initialize data
                    : direction
MOVWF
       TRISA
                    ; Set RA<3:0> as inputs
                    ; RA4 as output
                    ; TRISA<7:5> are always
                    ; read as '0'.
```

FIGURE 4-1: BLOCK DIAGRAM OF PINS RA3:RA0




FIGURE 4-2: BLOCK DIAGRAM OF PIN RA4




TABLE 4-1: PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0	bit0	TTL	Input/output
RA1	bit1	TTL	Input/output
RA2	bit2	TTL	Input/output
RA3	bit3	TTL	Input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0. Output is open drain type.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
05h	PORTA	_	_	_	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are unimplemented, read as '0'.

4.2 PORTB and TRISB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

EXAMPLE 4-2: INITIALIZING PORTB

```
BCF
        STATUS, RP0 ;
CLRF
        PORTR
                    ; Initialize PORTB by
                    ; clearing output
                   ; data latches
BSF
        STATUS, RP0 ; Select Bank 1
MOVLW
       0xCF
                    ; Value used to
                    : initialize data
                    : direction
MOVWF
       TRISB
                    ; Set RB<3:0> as inputs
                    ; RB<5:4> as outputs
                    ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 4-3: BLOCK DIAGRAM OF PINS RB7:RB4




FIGURE 4-4: BLOCK DIAGRAM OF PINS RB3:RB0




TABLE 4-3: PORTB FUNCTIONS

Name	Bit	Buffer Type	I/O Consistency Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger.

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
0Bh,8Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

5.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- · Internal or external clock select
- · Edge select for external clock
- · 8-bit software programmable prescaler
- Interrupt-on-overflow from FFh to 00h

Figure 5-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PIC[®] Mid-Range Reference Manual (DS33023).

5.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit T0CS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization. Additional information on external clock requirements is available in the PIC^{\circledR} Mid-Range Reference Manual, (DS33023).

5.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 5-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.


Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

FIGURE 5-1: TIMERO BLOCK DIAGRAM



5.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution).

Note: To avoid an unintended device RESET, a specific instruction sequence (shown in the PIC® Mid-Range Reference Manual, DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

5.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut-off during SLEEP.

FIGURE 5-2: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER




TABLE 5-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
01h	TMR0	Timer0	Module Re	gister						xxxx xxxx	uuuu uuuu
0Bh,8Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	_	PORTA	Data Dire	ection Re	gister		1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

6.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC16F84A has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- · OSC Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code Protection
- ID Locations
- In-Circuit Serial Programming[™] (ICSP[™])

The PIC16F84A has a Watchdog Timer which can be shut-off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep

the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. This design keeps the device in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode offers a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Time-out or through an interrupt. Several oscillator options are provided to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select the various options.

Additional information on special features is available in the PIC[®] Mid-Range Reference Manual (DS33023).

6.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

Address 2007h is beyond the user program memory space and it belongs to the special test/configuration memory space (2000h - 3FFFh). This space can only be accessed during programming.

REGISTER 6-1: PIC16F84A CONFIGURATION WORD

	R/P-u													
Ī	СР	СР	CP	СР	CP	СР	CP	CP	CP	CP	PWRTE	WDTE	F0SC1	F0SC0
-	bit13													bit0

bit 13-4 CP: Code Protection bit 1 = Code protection disabled 0 = All program memory is code protected bit 3 PWRTE: Power-up Timer Enable bit 1 = Power-up Timer is disabled 0 = Power-up Timer is enabled bit 2 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0 FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

6.2 Oscillator Configurations

6.2.1 OSCILLATOR TYPES

The PIC16F84A can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:


- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

6.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP, or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 6-1).

FIGURE 6-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC

CONFIGURATION)



- Note 1: See Table 6-1 for recommended values of C1 and C2.
 - **2:** A series resistor (Rs) may be required for AT strip cut crystals.

The PIC16F84A oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP, or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 6-2).

FIGURE 6-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 6-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Ranges Tes	ted:	_	_	
Mode	Freq	OSC1/C1	OSC2/C2	
XT	455 kHz	47 - 100 pF	47 - 100 pF	
	2.0 MHz	15 - 33 pF	15 - 33 pF	
	4.0 MHz	15 - 33 pF	15 - 33 pF	
HS	8.0 MHz	15 - 33 pF	15 - 33 pF	
	10.0 MHz	15 - 33 pF	15 - 33 pF	

Note: Recommended values of C1 and C2 are identical to the ranges tested in this table. Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for the appropriate values of external components.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated.

TABLE 6-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1/C1	OSC2/C2
LP	32 kHz	68 - 100 pF	68 - 100 pF
	200 kHz	15 - 33 pF	15 - 33 pF
XT	100 kHz	100 - 150 pF	100 - 150 pF
	2 MHz	15 - 33 pF	15 - 33 pF
	4 MHz	15 - 33 pF	15 - 33 pF
HS	4 MHz	15 - 33 pF	15 - 33 pF
	20 MHz	15 - 33 pF	15 - 33 pF

Note: Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.


For VDD > 4.5V, C1 = C2 ≈ 30 pF is recom-

mended.

6.2.3 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) values, capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types also affects the oscillation frequency, especially for low CEXT values. The user needs to take into account variation, due to tolerance of the external R and C components. Figure 6-3 shows how an R/C combination is connected to the PIC16F84A.

FIGURE 6-3: RC OSCILLATOR MODE



6.3 RESET

The PIC16F84A differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR during normal operation
- MCLR during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)

Figure 6-4 shows a simplified block diagram of the On-Chip RESET Circuit. The $\overline{\text{MCLR}}$ Reset path has a noise filter to ignore small pulses. The electrical specifications state the pulse width requirements for the $\overline{\text{MCLR}}$ pin.

Some registers are not affected in any RESET condition; their status is unknown on a POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on POR, MCLR or WDT Reset during normal operation and on MCLR during SLEEP. They are not affected by a WDT Reset during SLEEP, since this RESET is viewed as the resumption of normal operation.

Table 6-3 gives a description of RESET conditions for the program counter (PC) and the STATUS register. Table 6-4 gives a full description of RESET states for all registers.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different RESET situations (Section 6.7). These bits are used in software to determine the nature of the RESET.

FIGURE 6-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 6-3: RESET CONDITION FOR PROGRAM COUNTER AND THE STATUS REGISTER

Condition	Program Counter	STATUS Register
Power-on Reset	000h	0001 1xxx
MCLR during normal operation	000h	000u uuuu
MCLR during SLEEP	000h	0001 0uuu
WDT Reset (during normal operation)	000h	0000 luuu
WDT Wake-up	PC + 1	uuu0 0uuu
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu

Legend: u = unchanged, x = unknown

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 6-4: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-on Reset	MCLR during: - normal operation - SLEEP WDT Reset during normal operation	Wake-up from SLEEP: - through interrupt - through WDT Time-out
W	_	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h			
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h	0000 0000	0000 0000	PC + 1 (2)
STATUS	03h	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu(3)
FSR	04h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA (4)	05h	x xxxx	u uuuu	u uuuu
PORTB ⁽⁵⁾	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATA	08h	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	09h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uuuu(1)
INDF	80h			
OPTION_REG	81h	1111 1111	1111 1111	uuuu uuuu
PCL	82h	0000 0000	0000 0000	PC + 1 ⁽²⁾
STATUS	83h	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu(3)
FSR	84h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
EECON1	88h	0 x000	0 d000	0 uuuu
EECON2	89h			
PCLATH	8Ah	0 0000	0 0000	u uuuu
INTCON	8Bh	0000 000x	0000 000u	uuuu uuuu(1)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON will be affected (to cause wake-up).

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

^{3:} Table 6-3 lists the RESET value for each specific condition.

^{4:} On any device RESET, these pins are configured as inputs.

^{5:} This is the value that will be in the port output latch.

6.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD must be met for this to operate properly. See Electrical Specifications for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

The POR circuit does not produce an internal RESET when VDD declines.

6.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) provides a fixed 72 ms nominal time-out (TPWRT) from POR (Figures 6-6 through 6-9). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level (possible exception shown in Figure 6-9).

A configuration bit, PWRTE, can enable/disable the PWRT. See Register 6-1 for the operation of the PWRTE bit for a particular device.

The power-up time delay TPWRT will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.


6.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle delay (from OSC1 input) after the PWRT delay ends (Figure 6-6, Figure 6-7, Figure 6-8 and Figure 6-9). This ensures the crystal oscillator or resonator has started and stabilized.


The OST time-out (Tost) is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.


When VDD rises very slowly, it is possible that the TPWRT time-out and TOST time-out will expire before VDD has reached its final value. In this case (Figure 6-9), an external Power-on Reset circuit may be necessary (Figure 6-5).


FIGURE 6-5: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External Power-on Reset circuit is required only if VDD power-up rate is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on \overline{MCLR} pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR} pin.
 - 3: R1 = 100Ω to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C, in the event of a \overline{MCLR} pin breakdown due to ESD or EOS.







TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FIGURE 6-9: SLOW VDD RISE TIME



6.7 Time-out Sequence and Power-down Status Bits (TO/PD)

On power-up (Figures 6-6 through 6-9), the time-out sequence is as follows:

- 1. PWRT time-out is invoked after a POR has expired.
- Then, the OST is activated.

The total time-out will vary based on oscillator configuration and PWRTE configuration bit status. For example, in RC mode with the PWRT disabled, there will be no time-out at all.

TABLE 6-5: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Powe	Wake-up	
Configuration	PWRT Enabled	PWRT Disabled	from SLEEP
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024Tosc
RC	72 ms	_	_

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high, execution will begin immediately (Figure 6-6). This is useful for testing purposes or to synchronize more than one PIC16F84A device when operating in parallel.

Table 6-6 shows the significance of the TO and PD bits. Table 6-3 lists the RESET conditions for some special registers, while Table 6-4 lists the RESET conditions for all the registers.

TABLE 6-6: STATUS BITS AND THEIR **SIGNIFICANCE**

TO	PD	Condition		
1	1	Power-on Reset		
0	х	Illegal, TO is set on POR		
х	0	Illegal, PD is set on POR		
0	1	WDT Reset (during normal operation)		
0	0	WDT Wake-up		
1	1	MCLR during normal operation		
1	0	MCLR during SLEEP or interrupt		
		wake-up from SLEEP		

6.8 Interrupts

The PIC16F84A has 4 sources of interrupt:

- External interrupt RB0/INT pin
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB7:RB4)
- · Data EEPROM write complete interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also contains the individual and global interrupt enable bits.

The global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. Bit GIE is cleared on RESET.


The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. For external interrupt events, such as the RB0/INT pin or PORTB change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for both one and two cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

FIGURE 6-10: INTERRUPT LOGIC



6.8.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if INTEDG bit (OPTION_REG<6>) is set, or falling if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing control bit INTE (INTCON<4>). Flag bit INTF must be cleared in software via the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake the processor from SLEEP (Section 6.11) only if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether the processor branches to the interrupt vector following wake-up.

6.8.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in TMR0 will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 5.0).

6.8.3 PORTB INTERRUPT

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<3>) (Section 4.2).

Note: For a change on the I/O pin to be recognized, the pulse width must be at least Tcy wide.

6.8.4 DATA EEPROM INTERRUPT

At the completion of a data EEPROM write cycle, flag bit EEIF (EECON1<4>) will be set. The interrupt can be enabled/disabled by setting/clearing enable bit EEIE (INTCON<6>) (Section 3.0).

6.9 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users wish to save key register values during an interrupt (e.g., W register and STATUS register). This is implemented in software.

The code in Example 6-1 stores and restores the STATUS and W register's values. The user defined registers, W_TEMP and STATUS_TEMP are the temporary storage locations for the W and STATUS registers values.

Example 6-1 does the following:

- a) Stores the W register.
- b) Stores the STATUS register in STATUS_TEMP.
- c) Executes the Interrupt Service Routine code.
- d) Restores the STATUS (and bank select bit) register.
- e) Restores the W register.

EXAMPLE 6-1: SAVING STATUS AND W REGISTERS IN RAM

```
MOVWF
                                   ; Copy W to TEMP register,
       SWAPF
               STATUS,
                                   ; Swap status to be saved into W
       MOVWF
               STATUS_TEMP
                                   ; Save status to STATUS_TEMP register
TSR
                                   ; Interrupt Service Routine
                                   ; should configure Bank as required
POP
               STATUS TEMP, W
                                  ; Swap nibbles in STATUS_TEMP register
       SWAPF
                                   ; and place result into W
       MOVWF
               STATUS
                                   ; Move W into STATUS register
                                   ; (sets bank to original state)
       SWAPF
               W_TEMP,
                                   ; Swap nibbles in W_TEMP and place result in W_TEMP
                                   ; Swap nibbles in W\_TEMP and place result into W
       SWAPF
               W TEMP,
```

6.10 Watchdog Timer (WDT)

The Watchdog Timer is a free running On-Chip RC Oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT wake-up causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming configuration bit WDTE as a '0' (Section 6.1).

6.10.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION_REG register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out and generating a device RESET condition.

The TO bit in the STATUS register will be cleared upon a WDT time-out.

6.10.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., Max. WDT Prescaler), it may take several seconds before a WDT time-out occurs.

FIGURE 6-11: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 6-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS	
2007h	Config. bits	(2)	(2)	(2)	(2)	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0	(2)		
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	

Legend: x = unknown. Shaded cells are not used by the WDT.

Note 1: See Register 6-1 for operation of the PWRTE bit.

2: See Register 6-1 and Section 6.12 for operation of the code and data protection bits.

6.11 Power-down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (wake-up from SLEEP).

6.11.1 SLEEP

The Power-down mode is entered by executing the SLEEP instruction.

If enabled, the Watchdog Timer is cleared (but keeps running), the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} bit (STATUS<4>) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For the lowest current consumption in SLEEP mode, place all I/O pins at either VDD or Vss, with no external circuitry drawing current from the I/O pins, and disable external clocks. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR pin low.

6.11.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:


- 1. External RESET input on MCLR pin.
- 2. WDT wake-up (if WDT was enabled).
- Interrupt from RB0/INT pin, RB port change, or data EEPROM write complete.

Peripherals cannot generate interrupts during SLEEP, since no on-chip Q clocks are present.

The first event (MCLR Reset) will cause a device RESET. The two latter events are considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits can be used to determine the cause of a device RESET. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

While the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.





Note 1: XT, HS, or LP oscillator mode assumed.

2: Tost = 1024Tosc (drawing not to scale). This delay will not be there for RC osc mode.

3: GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

6.11.3 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

6.12 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

6.13 ID Locations

Four memory locations (2000h - 2004h) are designated as ID locations to store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable only during program/verify. Only the four Least Significant bits of ID location are usable.

6.14 In-Circuit Serial Programming

PIC16F84A microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. Customers can manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product, allowing the most recent firmware or custom firmware to be programmed.

For complete details of Serial Programming, please refer to the In-Circuit Serial Programming[™] (ICSP[™]) Guide, (DS30277).

NOTES:

7.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word, divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 7-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 7-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 7-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
то	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 7-2 lists the instructions recognized by the MPASM™ Assembler.

Figure 7-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 7-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PIC[®] Mid-Range Reference Manual (DS33023).

TABLE 7-2: PIC16CXXX INSTRUCTION SET

Name	Mnemonic, Operands		Description	Cycles	14-Bit Opcode				Status	Notes	
ADDWF			Description		MSb			LSb	Affected	Notes	
ANDWF	BYTE-ORIENTED FILE REGISTER OPERATIONS										
CLRF f Clear 1 00 0001 1fff ffff Z 2 2 CLRW - Clear W 1 00 0001 0001 0000	ADDWF	f, d	Add W and f	1	0.0	0111	dfff	ffff	C,DC,Z	1,2	
CLRW	ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2	
COMF	CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
DECF	CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z		
DECFSZ	COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2	
INCF	DECF		Decrement f	1	00	0011	dfff	ffff	Z	1,2	
INCF	DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff			
INCFSZ	INCF	f, d	Increment f	, ,	00	1010	dfff	ffff	Z		
IORWF	INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff			
MOVF	IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z		
NOP	MOVF	f, d	Move f	1	00	1000	dfff	ffff			
RLF	MOVWF	f	Move W to f	1	00	0000	lfff	ffff		,	
RRF	NOP	_	No Operation	1	00	0000	0xx0	0000			
RRF	RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2	
SUBWF f, d Subtract W from f 1 00 0010 dfff fffff C,DC,Z 1,2	RRF			1	00	1100	dfff	ffff		1,2	
SWAPF f, d Swap nibbles in f 1 00 1110 dfff fffff Z 1,2	SUBWF	f, d		1	00	0010	dfff	ffff	C,DC,Z		
SORWF f, d	SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff			
BCF				1	00			ffff	Z		
BSF			BIT-ORIENTED FILE REGIST	ER OPER	ATION	NS					
BTFSC f, b Bit Test f, Skip if Clear 1 (2) 01 10bb bfff ffff 3 LITERAL AND CONTROL OPERATIONS LITERAL AND CONTROL OPERATIONS <td colsp<="" td=""><td></td><td>f, b</td><td>Bit Clear f</td><td>1</td><td>01</td><td>00bb</td><td>bfff</td><td>ffff</td><td></td><td>1,2</td></td>	<td></td> <td>f, b</td> <td>Bit Clear f</td> <td>1</td> <td>01</td> <td>00bb</td> <td>bfff</td> <td>ffff</td> <td></td> <td>1,2</td>		f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BTFSS f, b Bit Test f, Skip if Set 1 (2) 01 11bb bfff ffff 3	BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2	
ADDLW k	BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3	
ADDLW k Add literal and W 1 11 111x kkkk kkkk C,DC,Z ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z CALL k Call subroutine 2 10 0kkk kkkk kkkk CLRWDT Clear Watchdog Timer 1 00 0000 0110 0100 TO,PD TO,PD GOTO k Go to address 2 10 1kkk kkkk kkkk Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 100xx kkkk Kkkkk Kkkkk Kkkkk Kkkkk	BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3	
ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z CALL k Call subroutine 2 10 0kkk kkkk Z MOVLW K Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW Kk Move literal to W 1 11 1000 kkkk kkkk Z Move literal with literal in W 2 10 1000 0000 1001 1001 Resturn with literal in W 2 11 01xx kkkk kkkk Kkkk Resturn from Subroutine 2 00 0000 0000 1000 1000 100,PD TO,PD SUBLW Kkkk Kkkk Kkkk C,DC,Z C,DC,Z C,DC,Z C,DC,Z C,DC,Z C,DC,Z C C,DC,Z C,DC,Z C,DC,Z <td< td=""><td></td><td></td><td>LITERAL AND CONTROL</td><td>OPERATI</td><td>ONS</td><td></td><td></td><td></td><td></td><td></td></td<>			LITERAL AND CONTROL	OPERATI	ONS						
CALL k Call subroutine 2 10 0kk kkkk kkkk kkkk	ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z		
CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 \overline{TO,PD} GOTO k Go to address 2 10 1kkk kkkk kkkk kkkk kkkk kkkk Z MOVLW k Move literal to W 1 11 1000 kkkk kkkk kkkk Return from interrupt 2 00 0000 0000 1001 Return with literal in W 2 11 01xx kkkk kkkk Return from Subroutine 2 00 0000 0000 1000 TO,PD SLEEP Go into standby mode 1 10 0000 0110 TO,PD TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z		
GOTO k Go to address 2 10 1kkk kkkk kkkk Z IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 00xx kkkk kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk			
IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 1000 kkkk kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD		
MOVLW k Move literal to W 1 11 00xx kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk			
RETFIE - Return from interrupt 2 00 0000 0000 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z		
RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk			
RETURN	RETFIE	-	Return from interrupt	2	0.0	0000	0000	1001			
SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD	RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk			
SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000			
SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z	SLEEP	-	Go into standby mode	1	0.0	0000	0110	0011	TO,PD		
	SUBLW	k		1	11	110x	kkkk	kkkk	C,DC,Z		
XORLW k Exclusive OR literal with W 1 1 11 1010 kkkk kkkk Z	XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z		

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

Note: Additional information on the mid-range instruction set is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

7.1 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

it Set f
abel] BSF f,b
$\leq f \leq 127$ $\leq b \leq 7$
\rightarrow (f)
one
it 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if $(f < b >) = 1$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

PIC16F84A

BTFSC	Bit Test, Skip if Clear	CLRWDT	Clear Watchdog Timer
Syntax:	[label] BTFSC f,b	Syntax:	[label] CLRWDT
Operands:	$0 \le f \le 127$ $0 \le b \le 7$	Operands: Operation:	None $00h \rightarrow WDT$
Operation:	skip if $(f < b >) = 0$		0 → <u>WD</u> T prescaler, 1 → TO
Status Affected:	None		$1 \to 10$ $1 \to PD$
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed.	Status Affected:	TO, PD
	If bit 'b' in register 'f' is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TcY instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.
CALL	Call Subroutine	COMF	Complement f
Syntax:	[label] CALL k	Syntax:	[label] COMF f,d

CALL	Call Subroutine
Syntax:	[label] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$(PC)+1 \rightarrow TOS,$ $k \rightarrow PC<10:0>,$ $(PCLATH<4:3>) \rightarrow PC<12:11>$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(\bar{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$00h \to (f)$ $1 \to Z$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$00h \rightarrow (W)$ $1 \rightarrow Z$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 → (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2Tcy instruction.	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead, making it a 2Tcy instruction.
gото	Unconditional Branch	IORLW	Inclusive OR Literal with W
Syntax:	[label] GOTO k	Syntax:	[label] IORLW k
Operands:	$0 \leq k \leq 2047$	Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow PC < 10:0 >$	Operation:	(W) .OR. $k \rightarrow (W)$
	PCLATH<4:3> → PC<12:11>	Status Affected:	Z
Status Affected: Description:	None GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.	Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.
INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[label] INCF f,d	Syntax:	[label] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

PIC16F84A

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register, since status flag Z is affected.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	TOS → PC, 1 → GIE
Status Affected:	None

MOVLW	Move Literal to W
Syntax:	[label] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETLW	Return with Literal in W
Syntax:	[label] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

RLF	Rotate Left f through Carry
Syntax:	[label] RLF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

SUBLW	Subtract W from Literal
Syntax:	[label] SUBLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k - (W) \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
	C Register f

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \underline{\overline{TO}}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, \overline{PD} is cleared. Time-out status bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.

SLEEP

PIC16F84A

XORLW	Exclusive OR Literal with W	XORWF	Exclusive OR W with f
Syntax:	[label] XORLW k	Syntax:	[label] XORWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .XOR. $k \rightarrow (W)$	0	• / •
Status Affected:	Z	Operation:	(W) .XOR. (f) \rightarrow (destination)
Description:	The contents of the W register	Status Affected:	Z
·	are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

8.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C® for Various Device Families
 - MPASM™ Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- · Device Programmers
 - PICkit™ 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

8.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

8.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

8.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

8.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

8.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

8.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

8.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

8.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC® Flash MCUs and dsPIC® Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

8.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC® Flash microcontrollers and dsPIC® DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

8.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

8.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

8.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

8.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEMTM and dsPICDEMTM demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart battery management, Seevaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

9.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	
Voltage on MCLR with respect to Vss ⁽¹⁾	0.3 to +14V
Voltage on RA4 with respect to Vss	
Total power dissipation ⁽²⁾	800 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	100 mA
Input clamp current, IiK (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB	100 mA

- Note 1: Voltage spikes below Vss at the \overline{MCLR} pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin rather than pulling this pin directly to Vss.
 - **2:** Power dissipation is calculated as follows: Pdis = VDD x {IDD Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 9-1: PIC16F84A-20 VOLTAGE-FREQUENCY GRAPH




FIGURE 9-2: PIC16LF84A-04 VOLTAGE-FREQUENCY GRAPH





FIGURE 9-3: PIC16F84A-04 VOLTAGE-FREQUENCY GRAPH



9.1 **DC Characteristics**

PIC16LF84A-04 (Commercial, Industrial)				Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)							
PIC16F84A-04 (Commercial, Industrial, Extended) PIC16F84A-20 (Commercial, Industrial, Extended)											
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions				
	Vdd	Supply Voltage									
D001		16LF84A	2.0	_	5.5	V	XT, RC, and LP osc configuration				
D001 D001A		16F84A	4.0 4.5	_	5.5 5.5	V V	XT, RC and LP osc configuration HS osc configuration				
D002	VDR	RAM Data Retention Voltage (Note 1)	1.5	_	_	V	Device in SLEEP mode				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details				
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms					
	IDD	Supply Current (Note 2)									
D010		16LF84A	_	1	4	mA	RC and XT osc configuration (Note 4) Fosc = 2.0 MHz, VDD = 5.5V				
D010		16F84A	_	1.8	4.5	mA	RC and XT osc configuration (Note 4) FOSC = 4.0 MHz, VDD = 5.5V				
D010A			_	3	10	mA	RC and XT osc configuration (Note 4) Fosc = 4.0 MHz, VDD = 5.5V (During FLASH programming)				
D013			_	10	20	mA	HS osc configuration (PIC16F84A-20) FOSC = 20 MHz, VDD = 5.5V				
D014		16LF84A	_	15	45	μА	LP osc configuration Fosc = 32 kHz, VDD = 2.0V, WDT disabled				

- Legend: Rows with standard voltage device data only are shaded for improved readability.
 - † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - NR Not rated for operation.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD,

- TOCKI = VDD, $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD measurement.

9.1 DC Characteristics (Continued)

PIC16LF84A-04 (Commercial, Industrial)				Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)						
PIC16F84A-04 (Commercial, Industrial, Extended) PIC16F84A-20 (Commercial, Industrial, Extended)				Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)						
Param No.	Symbol	Characteristic	Min	Тур†	Conditions					
	IPD	Power-down Current (Note 3)							
D020		16LF84A								
D020		16F84A-20 16F84A-04								
D021A		16LF84A	_	0.4	1.0	μΑ	VDD = 2.0V, WDT disabled, industrial			
D021A		16F84A-20 16F84A-04		1.5 1.0	3.5 3.0	μA μA	VDD = 4.5V, WDT disabled, industrial VDD = 4.0V, WDT disabled, industrial			
D021B		16F84A-20 16F84A-04		1.5 1.0	5.5 5.0	μA μA	VDD = 4.5V, WDT disabled, extended VDD = 4.0V, WDT disabled, extended			
		Module Differential Current (Note 5)								
D022	ΔI WDT	Watchdog Timer	_	.20	16	μΑ	VDD = 2.0V, Industrial, Commercial			
			_	3.5	20	•	VDD = 4.0V, Commercial			
				3.5 4.8	28 25		VDD = 4.0V, Industrial, Extended VDD = 4.5V, Commercial			
			_	4.8	30	μΑ	VDD = 4.5V, Industrial, Extended			

Legend: Rows with standard voltage device data only are shaded for improved readability.

- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- NR Not rated for operation.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $OSC1 = extern\underline{al\ squ} are\ wave,\ from\ rail-to-rail;\ all\ I/O\ pins\ tri-stated,\ pulled\ to\ VDD,$

- TOCKI = VDD, $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD measurement.

9.2 DC Characteristics: PIC16F84A-04 (Commercial, Industrial)

PIC16F84A-20 (Commercial, Industrial) PIC16LF84A-04 (Commercial, Industrial)

	Standard Operating Conditions (unless otherwise stated)
DC Characteristics All Pins Except Power Supply Pins	Operating temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ (industrial) Operating voltage VDD range as described in DC specifications (Section 9.1)

	-		(0000011 0.1)		-		
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	_	0.8	V	$4.5V \le VDD \le 5.5V$ (Note 4)
D030A			Vss	_	0.16VDD	V	Entire range (Note 4)
D031		with Schmitt Trigger buffer	Vss	_	0.2Vdd	V	Entire range
D032		MCLR, RA4/T0CKI	Vss	_	0.2Vdd	V	
D033		OSC1 (XT, HS and LP modes)	Vss	_	0.3VDD	V	(Note 1)
D034		OSC1 (RC mode)	Vss	_	0.1Vdd	V	
	VIH	Input High Voltage					
		I/O ports:		_			
D040		with TTL buffer	2.0	_	Vdd	V	$4.5V \le VDD \le 5.5V$ (Note 4)
D040A			0.25VDD+0.8	_	Vdd	V	Entire range (Note 4)
D041		with Schmitt Trigger buffer	0.8 VDD	_	Vdd		Entire range
D042		MCLR,	0.8 VDD	_	Vdd	V	
D042A		RA4/T0CKI	0.8 VDD	_	8.5	V	
D043		OSC1 (XT, HS and LP modes)	0.8 VDD	_	Vdd	V	(Note 1)
D043A		OSC1 (RC mode)	0.9 Vdd		Vdd	V	
D050	VHYS	Hysteresis of Schmitt Trigger Inputs	_	0.1	_	V	
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5.0V, VPIN = VSS
	lıL	Input Leakage Current (Notes 2, 3)					
D060		I/O ports	_	_	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR, RA4/T0CKI	_	_	±5	μΑ	$Vss \le VPIN \le VDD$
D063		OSC1	_	_	±5	μА	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F84A with an external clock while the device is in RC mode, or chip damage may result.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

^{4:} The user may choose the better of the two specs.

9.2 DC Characteristics: PIC16F84A-04 (Commercial, Industrial)

PIC16F84A-20 (Commercial, Industrial)

PIC16LF84A-04 (Commercial, Industrial) (Continued)

DC Characteristics All Pins Except Power Supply Pins			Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) Operating voltage VDD range as described in DC specifications (Section 9.1)					
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
	Vol	Output Low Voltage						
D080		I/O ports	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V	
D083		OSC2/CLKOUT	_	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, (RC mode only)	
	Vон	Output High Voltage						
D090		I/O ports (Note 3)	VDD-0.7	—	_	V	IOH = -3.0 mA, VDD = 4.5V	
D092		OSC2/CLKOUT (Note 3)	VDD-0.7	_	1	V	IOH = -1.3 mA, VDD = 4.5V (RC mode only)	
	VOD	Open Drain High Voltage						
D150		RA4 pin	_	_	8.5	V		
		Capacitive Loading Specs on Output Pins						
D100	Cosc ₂	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101	Сю	All I/O pins and OSC2 (RC mode)	_	_	50	pF		
		Data EEPROM Memory						
D120	ED	Endurance	1M	10M	_	E/W	25°C at 5V	
D121	VDRW	VDD for read/write	VMIN	_	5.5	V	VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write cycle time	_	4	8	ms		
		Program FLASH Memory						
D130	EP	Endurance	1000	10K	_	E/W		
D131	VPR	VDD for read	VMIN	_	5.5	V	VMIN = Minimum operating voltage	
D132	VPEW	VDD for erase/write	4.5	—	5.5	V		
D133	TPEW	Erase/Write cycle time	_	4	8	ms		

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 3: Negative current is defined as coming out of the pin.
- **4:** The user may choose the better of the two specs.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F84A with an external clock while the device is in RC mode, or chip damage may result.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

9.3 AC (Timing) Characteristics

9.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

z. rpps			
Т			
F	Frequency	T	Time
Lowercase	letters (pp) and their meanings:		
рр			
2	to	os, osc	OSC1
ck	CLKOUT	ost	oscillator start-up timer
су	cycle time	pwrt	power-up timer
io	I/O port	rbt	RBx pins
inp	INT pin	tO	T0CKI
mp	MCLR	wdt	watchdog timer
	letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (high impedance)	V	Valid
L	Low	Z	High Impedance

9.3.2 TIMING CONDITIONS

The temperature and voltages specified in Table 9-1 apply to all timing specifications unless otherwise noted. All timings are measured between high and low measurement points as indicated in Figure 9-4. Figure 9-5 specifies the load conditions for the timing specifications.

TABLE 9-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

Standard Operating Conditions (unless otherwise stated)

AC CHARACTERISTICS

Operating temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial

Operating voltage VDD range as described in DC specifications (Section 9.1)

FIGURE 9-4: PARAMETER MEASUREMENT INFORMATION





FIGURE 9-5: LOAD CONDITIONS



9.3.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 9-6: EXTERNAL CLOCK TIMING




TABLE 9-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Cond	ditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	2	MHz	XT, RC osc	(-04, LF)
			DC	_	4	MHz	XT, RC osc	(-04)
			DC	_	20	MHz	HS osc	(-20)
			DC	_	200	kHz	LP osc	(-04, LF)
		Oscillator Frequency ⁽¹⁾	DC	_	2	MHz	RC osc	(-04, LF)
			DC	_	4	MHz	RC osc	(-04)
			0.1	_	2	MHz	XT osc	(-04, LF)
			0.1	_	4	MHz	XT osc	(-04)
			1.0	_	20	MHz	HS osc	(-20)
			DC	_	200	kHz	LP osc	(-04, LF)
1	Tosc	External CLKIN Period ⁽¹⁾	500	_		ns	XT, RC osc	(-04, LF)
			250	_	_	ns	XT, RC osc	(-04)
			50	_	_	ns	HS osc	(-20)
			5.0	—	_	μS	LP osc	(-04, LF)
		Oscillator Period ⁽¹⁾	500	_	_	ns	RC osc	(-04, LF)
			250	_	_	ns	RC osc	(-04)
			500	_	10,000	ns	XT osc	(-04, LF)
			250	_	10,000	ns	XT osc	(-04)
			50	_	1,000	ns	HS osc	(-20)
			5.0	_	_	μS	LP osc	(-04, LF)
2	TCY	Instruction Cycle Time ⁽¹⁾	0.2	4/Fosc	DC	μS		
3	TosL,	Clock in (OSC1) High or Low	60	_	_	ns	XT osc	(-04, LF)
	TosH	Time	50	_	_	ns	XT osc	(-04)
			2.0	_	_	μS	LP osc	(-04, LF)
			17.5	_	_	ns	HS osc	(-20)
4	TosR,	Clock in (OSC1) Rise or Fall	25	_	_	ns	XT osc	(-04)
	TosF	Time	50	_	_	ns	LP osc	(-04, LF)
			7.5	_	_	ns	HS osc	(-20)

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

CLKOUT AND I/O TIMING FIGURE 9-7:




TABLE 9-3: CLKOUT AND I/O TIMING REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	Standard	_	15	30	ns	(Note 1)
10A			Extended (LF)	_	15	120	ns	(Note 1)
11	TosH2ckH	OSC1↑ to CLKOUT↑	Standard	_	15	30	ns	(Note 1)
11A			Extended (LF)	_	15	120	ns	(Note 1)
12	TckR	CLKOUT rise time	Standard	_	15	30	ns	(Note 1)
12A			Extended (LF)	_	15	100	ns	(Note 1)
13	TckF	CLKOUT fall time	Standard	_	15	30	ns	(Note 1)
13A			Extended (LF)	_	15	100	ns	(Note 1)
14	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	0.5Tcy +20	ns	(Note 1)
15	TioV2ckH	Port in valid before CLKOUT ↑	Standard	0.30Tcy + 30	_	_	ns	(Note 1)
			Extended (LF)	0.30Tcy + 80	_	_	ns	(Note 1)
16	TckH2ioI	Port in hold after CLKOUT ↑		0	_	_	ns	(Note 1)
17 TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	Standard	_	_	125	ns		
		Extended (LF)	_	_	250	ns		
18	8 TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	Standard	10	_	_	ns	
			Extended (LF)	10	_	_	ns	
19 TioV2	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	Standard	-75	_	_	ns	
			Extended (LF)	-175	_	_	ns	
20	TioR	Port output rise time	Standard	_	10	35	ns	
20A			Extended (LF)	_	10	70	ns	
21	TioF	Port output fall time	Standard	_	10	35	ns	
21A			Extended (LF)	_	10	70	ns	
22	TINP	INT pin high	Standard	20	_	_	ns	
22A		or low time	Extended (LF)	55	_	_	ns	
23	TRBP	RB7:RB4 change INT	Standard	Tosc§	_	_	ns	
23A		high or low time	Extended (LF)	Tosc§	_	_	ns	

[†] Data in "Ty § By design. Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.




FIGURE 9-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 9-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	_	μS	VDD = 5.0V
31	TWDT	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5.0V
32	Тоѕт	Oscillation Start-up Timer Period		1024Tosc		ms	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	28	72	132	ms	VDD = 5.0V
34	Tıoz	I/O hi-impedance from MCLR Low or RESET	_	_	100	ns	

[†] Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 9-9: TIMERO CLOCK TIMINGS




TABLE 9-5: TIMERO CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40 Tt0H			No Prescaler	0.5Tcy + 20	-	_	ns	
		Width	With Prescaler	50 30	_	_	_	$\begin{array}{l} 2.0 \text{V} \leq \text{VDD} \leq 3.0 \text{V} \\ 3.0 \text{V} \leq \text{VDD} \leq 6.0 \text{V} \end{array}$
41			No Prescaler	0.5Tcy + 20	_	_	ns	
		Width	With Prescaler	50 20	_	_	_	$\begin{array}{l} 2.0 \text{V} \leq \text{VDD} \leq 3.0 \text{V} \\ 3.0 \text{V} \leq \text{VDD} \leq 6.0 \text{V} \end{array}$
42	Tt0P	T0CKI Period		<u>Tcy + 40</u> N	_	_	ns	N = prescale value (2, 4,, 256)

[†] Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

10.0 DC/AC CHARACTERISTIC GRAPHS

The graphs provided in this section are for **design guidance** and are **not tested**.

In some graphs, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25° C. 'Max' or 'Min' represents (mean + 3σ) or (mean - 3σ), respectively, where σ is a standard deviation over the whole temperature range.

FIGURE 10-1: TYPICAL IDD vs. Fosc OVER VDD (HS MODE, 25°C)




FIGURE 10-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE, -40° TO +125°C)




FIGURE 10-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE, 25°C)




FIGURE 10-4: MAXIMUM IDD vs. Fosc OVER VDD (XT MODE, -40° TO +125°C)




FIGURE 10-5: TYPICAL IDD vs. FOSC OVER VDD (LP MODE, 25°C)




FIGURE 10-6: MAXIMUM IDD vs. Fosc OVER VDD (LP MODE, -40° TO +125°C)




FIGURE 10-7: AVERAGE FOSC vs. VDD FOR R (RC MODE, C = 22 pF, 25°C)




FIGURE 10-8: AVERAGE FOSC vs. VDD FOR R (RC MODE, C = 100 pF, 25°C)




FIGURE 10-9: AVERAGE FOSC vs. VDD FOR R (RC MODE, C = 300 pF, 25°C)






FIGURE 10-10: IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)












FIGURE 10-13: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)




FIGURE 10-14: TYPICAL, MINIMUM AND MAXIMUM VoH vs. IOH (VDD = 3V, -40°C TO +125°C)




FIGURE 10-15: TYPICAL, MINIMUM AND MAXIMUM Vol vs. lol (VDD = 5V, -40°C TO +125°C)




FIGURE 10-16: TYPICAL, MINIMUM AND MAXIMUM Vol vs. Iol (VDD = 3V, -40°C TO +125°C)




FIGURE 10-17: MINIMUM AND MAXIMUM VIN vs. VDD, (TTL INPUT, -40°C TO +125°C)






FIGURE 10-18: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)




11.0 PACKAGING INFORMATION

11.1 Package Marking Information


18-Lead PDIP (300 mil)



Example




18-Lead SOIC (7.50 mm)



Example



20-Lead SSOP (5.30 mm)



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-051C Sheet 1 of 2

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS							
Dimension Lin	nits	MIN	NOM	MAX				
Number of Pins	N		18					
Pitch	е		1.27 BSC					
Overall Height	Α	•	-	2.65				
Molded Package Thickness	A2	2.05	-	-				
Standoff §	A1	0.10	-	0.30				
Overall Width	Е		10.30 BSC					
Molded Package Width	E1	7.50 BSC						
Overall Length	D	11.55 BSC						
Chamfer (Optional)	h	0.25	_	0.75				
Foot Length	L	0.40	-	1.27				
Footprint	L1	1.40 REF						
Lead Angle	Θ	0°	-	-				
Foot Angle	φ	0°	-	8°				
Lead Thickness	С	0.20	_	0.33				
Lead Width	b	0.31	-	0.51				
Mold Draft Angle Top	α	5°	_	15°				
Mold Draft Angle Bottom	β	5°	-	15°				


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-051C Sheet 2 of 2

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	N	IILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Υ			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3	
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins N		20			
Pitch	е		0.65 BSC		
Overall Height	Α	-	_	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	_	_	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF	-	
Lead Thickness	С	0.09	_	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	_	0.38	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	II LLIMETER	S	
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

NOTES:

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
А	9/1998	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16F8X Data Sheet</i> , DS30430.
В	05/2001	Added DC and AC Characteristics Graphs and Tables to Section 10.
С	11/2011	Updated the "Packaging Information" section.

APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from one PIC16X8X device to another are listed in Table 1.

TABLE 1: CONVERSION CONSIDERATIONS - PIC16C84, PIC16F83/F84, PIC16CR83/CR84, PIC16F84A

FICI	6F84A	I		, ,
Difference	PIC16C84	PIC16F83/F84	PIC16CR83/ CR84	PIC16F84A
Program Memory Size	1K x 14	512 x 14 / 1K x 14	512 x 14 / 1K x 14	1K x 14
Data Memory Size	36 x 8	36 x 8 / 68 x 8	36 x 8 / 68 x 8	68 x 8
Voltage Range	2.0V - 6.0V (-40°C to +85°C)	2.0V - 6.0V (-40°C to +85°C)	2.0V - 6.0V (-40°C to +85°C)	2.0V - 5.5V (-40°C to +125°C)
Maximum Operating Frequency	10 MHz	10 MHz	10 MHz	20 MHz
Supply Current (IDD). See parameter # D014 in the electrical specs for more detail.	IDD (typ) = $60 \mu A$ IDD (max) = $400 \mu A$ (LP osc, Fosc = 32 kHz , VDD = 2.0V , WDT disabled)	IDD (typ) = 15 μ A IDD (max) = 45 μ A (LP osc, FoSc = 32 kHz, VDD = 2.0V, WDT disabled)	IDD (typ) = 15 μ A IDD (max) = 45 μ A (LP osc, FOSC = 32 kHz, VDD = 2.0V, WDT disabled)	IDD (typ) = 15 μ A IDD (max) = 45 μ A (LP osc, Fosc = 32 kHz, VDD = 2.0V, WDT disabled)
Power-down Current (IPD). See parameters # D020, D021, and D021A in the electrical specs for more detail.	IPD (typ) = 26 μ A IPD (max) = 100 μ A (VDD = 2.0V, WDT disabled, industrial)	$\begin{split} & \text{IPD (typ)} = 0.4 \; \mu\text{A} \\ & \text{IPD (max)} = 9 \; \mu\text{A} \\ & \text{(VDD} = 2.0\text{V}, \\ & \text{WDT disabled, industrial)} \end{split}$	$\begin{split} & \text{IPD (typ)} = 0.4 \; \mu\text{A} \\ & \text{IPD (max)} = 6 \; \mu\text{A} \\ & \text{(VDD} = 2.0\text{V}, \\ & \text{WDT disabled, industrial)} \end{split}$	$\begin{split} & \text{IPD (typ)} = 0.4 \; \mu\text{A} \\ & \text{IPD (max)} = 1 \; \mu\text{A} \\ & \text{(VDD} = 2.0\text{V}, \\ & \text{WDT disabled, industrial)} \end{split}$
Input Low Voltage (VIL). See parameters # D032 and D034 in the electrical specs for more detail.	VIL (max) = 0.2VDD (OSC1, RC mode)	VIL (max) = 0.1VDD (OSC1, RC mode)	VIL (max) = 0.1VDD (OSC1, RC mode)	VIL (max) = 0.1VDD (OSC1, RC mode)
Input High Voltage (VIH). See parameter # D040 in the electrical specs for more detail.	VIH (min) = 0.36 VDD (I/O Ports with TTL, 4.5 V \leq VDD \leq 5.5 V)	VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)	VIH (min) = 2.4V (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)	VIH (min) = $2.4V$ (I/O Ports with TTL, $4.5V \le VDD \le 5.5V$)
Data EEPROM Memory Erase/Write cycle time (TDEW). See parameter # D122 in the electrical specs for more detail.	TDEW (typ) = 10 ms TDEW (max) = 20 ms	TDEW (typ) = 10 ms TDEW (max) = 20 ms	TDEW (typ) = 10 ms TDEW (max) = 20 ms	TDEW (typ) = 4 ms TDEW (max) = 8 ms
Port Output Rise/Fall time (TioR, TioF). See parameters #20, 20A, 21, and 21A in the elec- trical specs for more detail.	TioR, TioF (max) = 25 ns (C84) TioR, TioF (max) = 60 ns (LC84)	TioR, TioF (max) = 35 ns (C84) TioR, TioF (max) = 70 ns (LC84)	(C84)	TioR, TioF (max) = 35 ns (C84) TioR, TioF (max) = 70 ns (LC84)
MCLR on-chip filter. See parameter #30 in the electrical specs for more detail.	No	Yes	Yes	Yes
PORTA and crystal oscillator values less than 500 kHz	For crystal oscillator configurations operating below 500 kHz, the device may generate a spurious internal Q-clock when PORTA<0> switches state.	N/A	N/A	N/A
RB0/INT pin	TTL	TTL/ST* (*Schmitt Trigger)	TTL/ST* (*Schmitt Trigger)	TTL/ST* (*Schmitt Trigger)

TABLE 1: CONVERSION CONSIDERATIONS - PIC16C84, PIC16F83/F84, PIC16CR83/CR84, PIC16F84A (CONTINUED)

Difference	PIC16C84	PIC16F83/F84	PIC16CR83/ CR84	PIC16F84A
EEADR<7:6> and IDD	It is recommended that the EEADR<7:6> bits be cleared. When either of these bits is set, the maximum IDD for the device is higher than when both are cleared.	N/A	N/A	N/A
The polarity of the PWRTE bit	PWRTE	PWRTE	PWRTE	PWRTE
Recommended value of REXT for RC oscillator circuits	REXT = 3 k $Ω$ - 100 k $Ω$	REXT = 5 k Ω - 100 k Ω	REXT = 5 k $Ω$ - 100 k $Ω$	REXT = 3 k $Ω$ - 100 k $Ω$
GIE bit unintentional enable	If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be reenabled by the user's Interrupt Service Routine (the RETFIE instruction).	N/A	N/A	N/A
Packages	PDIP, SOIC	PDIP, SOIC	PDIP, SOIC	PDIP, SOIC, SSOP
Open Drain High Voltage (VOD)	14V	12V	12V	8.5V

APPENDIX C: MIGRATION FROM BASELINE TO MID-RANGE DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to a mid-range device (i.e., PIC16CXXX).

The following is the list of feature improvements over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits.
 This allows larger page sizes, both in program memory (2K now as opposed to 512K before) and the register file (128 bytes now versus 32 bytes before).
- A PC latch register (PCLATH) is added to handle program memory paging. PA2, PA1 and PA0 bits are removed from the STATUS register and placed in the OPTION register.
- Data memory paging is redefined slightly. The STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW. Two instructions, TRIS and OPTION, are being phased out, although they are kept for compatibility with PIC16C5X.
- OPTION and TRIS registers are made addressable.
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to eight-deep.
- 8. RESET vector is changed to 0000h.
- RESET of all registers is revisited. Five different RESET (and wake-up) types are recognized. Registers are reset differently.
- Wake-up from SLEEP through interrupt is added.
- 11. Two separate timers, the Oscillator Start-up Timer (OST) and Power-up Timer (PWRT), are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- PORTB has weak pull-ups and interrupt-onchange features.
- 13. T0CKI pin is also a port pin (RA4/T0CKI).
- 14. FSR is a full 8-bit register.
- "In system programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, VPP, RB6 (clock) and RB7 (data in/out).

To convert code written for PIC16C5X to PIC16F84A, the user should take the following steps:

- Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- Eliminate any data memory page switching. Redefine data variables for reallocation.
- Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change RESET vector to 0000h.

INDEX

A	DC Characteristics49, 51
Absolute Maximum Ratings	Development Support43
AC (Timing) Characteristics	Device Overview3
Architecture, Block Diagram3	E
Assembler	-
MPASM Assembler44	EECON1 Register
	EEIF Bit
В	Electrical Characteristics
Banking, Data Memory6	Load Conditions54
Block Diagrams	Parameter Measurement Information 54
Crystal/Ceramic Resonator Operation	PIC16F84A-04 Voltage-Frequency Graph 48
External Clock Input Operation	PIC16F84A-20 Voltage-Frequency Graph 48
External Power-on Reset Circuit	PIC16LF84A-04 Voltage-Frequency Graph 48
Interrupt Logic	Temperature and Voltage Specifications - AC 54
On-chip Reset24	Endurance 1
PIC16F84A	Errata2
PORTA	External Clock Input (RA4/T0CKI). See Timer0
RA3:RA0 Pins	External Interrupt Input (RB0/INT). See Interrupt Sources
RA4 Pins	External Power-on Reset Circuit
PORTB	-
RB3:RB0 Pins17	F
RB7:RB4 Pins	Firmware Instructions35
RC Oscillator Mode	•
Timer0	I
	I/O Ports
Timer0/WDT Prescaler	ID Locations21, 33
Watchdog Timer (WDT)31	In-Circuit Serial Programming (ICSP)21, 33
C	INDF Register7
	Indirect Addressing11
C (Carry) bit	FSR Register
C Compilers	INDF Register
MPLAB C18	Instruction Format35
CLKIN Pin	Instruction Set35
CLKOUT Pin4	ADDLW37
Code Examples	ADDWF
Clearing RAM Using Indirect Addressing11	ANDLW37
Data EEPOM Write Verify14	ANDWF37
Indirect Addressing	BCF37
Initializing PORTA	BSF37
Initializing PORTB17	BTFSC
Reading Data EEPROM14	BTFSS
Saving STATUS and W Registers in RAM30	CALL
Writing to Data EEPROM14	CLRF
Code Protection	CLRW
Configuration Bits21	CLRWDT
Configuration Word21	COMF
Conversion Considerations	DECF
Customer Change Notification Service	DECFSZ 39
Customer Notification Service85	GOTO
Customer Support85	INCF
D	INCFSZ
	IORLW
Data EEPROM Memory13	IORWF
Associated Registers14	MOVF
EEADR Register	
EECON1 Register7, 13, 25	MOVLW
EECON2 Register7, 13, 25	MOVWF
EEDATA Register	NOP
Write Complete Enable (EEIE Bit)29	RETFIE
Write Complete Flag (EEIF Bit)29	RETLUM
Data EEPROM Write Complete	RETURN40
Data Memory6	RLF41
Bank Select (RP0 Bit)6	RRF
Banking6	SLEEP
DC bit8	SUBLW41

SUBWF4	OPTION_REG Register	20, 25
SWAPF4	11 INTEDG Bit	29
XORLW4	PS2:PS0 Bits	19
XORWF4	42 PSA Bit	19
Summary Table3	36 OSC1 Pin	۷
INT Interrupt (RB0/INT)2	29 OSC2 Pin	4
INTCON Register7, 10, 18, 20, 25, 2	Oscillator Configuration	.21, 22
EEIE Bit2	<u> </u>	.22, 23
GIE Bit		
INTE Bit	•	
INTF Bit		
PEIE Bit1		
RBIE Bit		,
RBIF Bit		,
TOIE Bit	· · · · · · · · · · · · · · · · · · ·	
TOIF Bit	,	
Internet Address	35	,
Interrupt Sources	D	
Block Diagram		69
Data EEPROM Write Complete		
Interrupt-on-Change (RB7:RB4)4, 17, 29, 3		
RB0/INT Pin, External4, 18, 29, 3		
TMR0 Overflow		
Interrupts, Context Saving During		
Interrupts, Enable Bits	PORTA	4. 15
Data EEPROM Write Complete Enable (EEIE Bit) 2		,
Global Interrupt Enable (GIE Bit)1		
Interrupt-on-Change (RB7:RB4) Enable (RBIE Bit)1	. •	
Peripheral Interrupt Enable (PEIE Bit)1	· ·	
RB0/INT Enable (INTE Bit)1		
TMR0 Overflow Enable (T0IE Bit)		
Interrupts, Flag Bits		
Data EEPROM Write Complete Flag (EEIF Bit)2		
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)1		
RB0/INT Flag (INTF Bit)1		
TMR0 Overflow Flag (T0IF Bit)1	· ·	
IRP bit		
INF DIL	PORTB Register	
M	Pull-up Enable Bit (RBPU Bit)	
Master Clear (MCLR)	RB0/INT Edge Select (INTEDG Bit)	
MCLR Pin	• , , , ,	
MCLR Reset, Normal Operation		
MCLR Reset, SLEEP24, 3		
Memory Organization		
Data EEPROM Memory	•	
Data Memory	,	
Program Memory		,
Microchip Internet Web Site8	, ,	10, 20
Migration from Baseline to Mid-Range Devices8		
MPLAB ASM30 Assembler, Linker, Librarian4		
	,	
MPLAB Integrated Development Environment Software 4		
MPLAB PM3 Device Programmer	, ,	
MPLAB REAL ICE In-Circuit Emulator System		24 26
MPLINK Object Linker/MPLIB Object Librarian4		
0	Oscillator Start-up Timer (OST)	
OPCODE Field Descriptions	PD Bit	
OPTION Register	· · · · · · · · · · · · · · · · · · ·	
	•	
INTEDG BitPS2:PS0 Bits	<u></u>	
PSA Bit		
RBPU Bit	7 100 Ig (i. 67 1 2 1.)	
TOCS Bit		
T0SE Bit	. tate Geleet (i. G_1. Ge J.1.e)	
	Switching Prescaler Assignment	20

Prescaler, Timer0
Assignment (PSA Bit)9
Rate Select (PS2:PS0 Bits)9
Program Counter
· ·
PCL Register7, 11, 25
PCLATH Register7, 11, 25
Reset Conditions24
Program Memory5
General Purpose Registers6
Interrupt Vector
•
RESET Vector5
Special Function Registers
Programming, Device Instructions35
R
DAM Con Data Marrows
RAM. See Data Memory
Reader Response
Register File6
Register File Map6
•
Registers
Configuration Word21
EECON1 (EEPROM Control)13
INTCON 10
OPTION9
STATUS8
Reset
Block Diagram24, 26
MCLR Reset. See MCLR
Power-on Reset (POR). See Power-on Reset (POR)
Reset Conditions for All Registers
Reset Conditions for Program Counter24
Reset Conditions for STATUS Register24
M/DT Booot Coo Motobdog Timor (M/DT)
WDT Reset. See Watchdog Timer (WDT)
Revision History77
Revision History77
Revision History
Revision History
Revision History
Revision History
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8
Revision History 77 RP1:RP0 (Bank Select) bits 8 S Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 2 Bit 8 3 Bit 8 4 Bit 8 5 Bit 8 6 Bit 8 7 Bit 8 8 Bit 9 8 Bit 9 8 Bit 9 </td
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 Time-out (TO) Bit. See Power-on Reset (POR)
Revision History
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 Time-out (TO) Bit. See Power-on Reset (POR)
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 8 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 Saving W Register and STATUS in RAM 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 T Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20 Block Diagram 19
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20 Block Diagram 19 Clock Source Edge Select (TOSE Bit) 9
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20 Block Diagram 19 Clock Source Edge Select (TOSE Bit) 9
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20 Block Diagram 19 Clock Source Edge Select (TOSE Bit) 9 Overflow Enable (TOIE Bit) 10, 29
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20 Block Diagram 19 Clock Source Edge Select (TOSE Bit) 9 Overflow Enable (TOIE Bit) 10, 29
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 DC Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 6 TO Bit 8, 24, 28, 30, 32, 33 Z Bit 8 Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20 Block Diagram 19 Clock Source Edge Select (TOSE Bit) 9 Overflow Enable (TOIE Bit) 10, 29 Overflow Flag (TOIF Bit) 10, 20, 29
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 8, 24, 28, 30, 32, 33 Z Bit 8 T Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20 Block Diagram 19 Clock Source Edge Select (TOSE Bit) 9 Clock Source Select (TOCS Bit) 9 Overflow Enable (TOIE Bit) 10, 29 Overflow Interrupt 20, 29
Revision History
Revision History 77 RP1:RP0 (Bank Select) bits 8 S 30 SLEEP 21, 24, 29, 32 Software Simulator (MPLAB SIM) 45 Special Features of the CPU 21 Special Function Registers 6, 7 Speed, Operating 1, 22, 23, 55 Stack 11 STATUS Register 7, 8, 25, 30 C Bit 8 PD Bit 8, 24, 28, 32, 33 Reset Conditions 24 RP0 Bit 8, 24, 28, 30, 32, 33 Z Bit 8 T Time-out (TO) Bit. See Power-on Reset (POR) Timer0 19 Associated Registers 20 Block Diagram 19 Clock Source Edge Select (TOSE Bit) 9 Clock Source Select (TOCS Bit) 9 Overflow Enable (TOIE Bit) 10, 29 Overflow Interrupt 20, 29

Timing Conditions	54
Timing Diagrams	
CLKOUT and I/O	56
Diagrams and Specifications	55
CLKOUT and I/O Requirements	56
External Clock Requirements	55
RESET, Watchdog Timer, Oscillator	
Start-up Timer and Power-up	
Timer Requirements	57
Timer0 Clock Requirements	
External Clock	55
RESET, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	57
Time-out Sequence on Power-up	
Timer0 Clock	58
Wake-up From Sleep Through Interrupt	
Timing Parameter Symbology	53
TO bit	8
w	
••	
W Register	
Wake-up from SLEEP21, 26, 28,	
Interrupts	,
MCLR Reset	32
WDT Reset	
Watchdog Timer (WDT)	21, 30
Block Diagram	31
Postscaler. See Prescaler	
Programming Considerations	31
RC Oscillator	30
Time-out Period	30
WDT Reset, Normal Operation	24
WDT Reset, SLEEP	24, 32
WWW Address	85
WWW, On-Line Support	2
Z	
_	
Z (Zero) bit	_

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
Fron	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	_ FAX: ()
App	lication (optional):	
Wou	ıld you like a reply?YN	
Dev	ice:	Literature Number: DS35007C
Que	stions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and	software development needs?
3.	Do you find the organization of this document easy	y to follow? If not, why?
4.	What additions to the document do you think would	d enhance the structure and subject?
5.	What deletions from the document could be made	without affecting the overall usefulness?
6.	Is there any incorrect or misleading information (w	hat and where)?
7.	How would you improve this document?	
	•	

PIC16F84A PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	<u>-XX</u>	X	/XX	xxx	Exa	amples:
Device F	requency Range	Temperature Range	Package	Pattern	a)	PIC16F84A -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301.
Device		34A ⁽¹⁾ , PIC16F8 84A ⁽¹⁾ , PIC16LI			b)	PIC16LF84A - 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits.
Frequency Range	04 = 20 =	4 MHz 20 MHz			(c)	PIC16F84A - 20I/P = Industrial temp., PDIP package, 20 MHz, normal VDD limits.
Temperature Range	- = = -	0°C to +70° -40°C to +85°	-			
Package	P = SO = SS =	PDIP SOIC (Gull Wi SSOP	ng, 300 mil bo	ody)	Not	te 1: F = Standard VDD range LF = Extended VDD range 2: T = in tape and reel - SOIC and SSOP packages only.
Pattern	Special F	TP, ROM Code Requirements . E ed devices.		,		

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2001-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769409

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870

Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham**

Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12