

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04

# 16-bit Digital Signal Controllers (up to 128 KB Flash and 16K SRAM) with Motor Control PWM and Advanced Analog

# **Operating Conditions**

- 3.0V to 3.6V, -40°C to +150°C, DC to 20 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 40 MIPS

# **Clock Management**

- 2% internal oscillator
- · Programmable PLL and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer
- · Low-power management modes
- · Fast wake-up and start-up

### **Core Performance**

- Up to 40 MIPS 16-bit dsPIC33F CPU
- Two 40 bit wide accumulators
- · Single-cycle (MAC/MPY) with dual data fetch
- · Single-cycle MUL plus hardware divide

### Motor Control PWM

- · Up to four PWM generators with eight outputs
- · Dead Time for rising and falling edges
- · 25 ns PWM resolution
- PWM support for Motor Control: BLDC, PMSM, ACIM, and SRM
- Programmable Fault inputs
- · Flexible trigger for ADC conversions and configurations

### **Advanced Analog Features**

- 10/12-bit ADC with 1.1Msps/500 ksps conversion rate:
  - Up to nine ADC input channels and four S&H
  - Flexible/Independent trigger sources
- · 150 ns Comparators:
  - Up to two Analog Comparator modules
  - 4-bit DAC with two ranges for Analog Comparators

# Input/Output

- · Software remappable pin functions
- 5V-tolerant pins
- · Selectable open drain and internal pull-ups
- Up to 5 mA overvoltage clamp current/pin
- · Multiple external interrupts

# Packages

•					
Туре	SPDIP (300 ml)	SOIC	QFN-S	QFN	TQFP
Pin Count	28	28	28	44	44
I/O Pins	21	21	21	35	35
Contact Lead/Pitch	.100"	1.27	0.65	0.65	0.80
Dimensions	.285x.135x1.365"	7.50x2.05x17.9	6x6x0.9	8x8x0.9	10x10x1

Note: All dimensions are in millimeters (mm) unless specified.

### **System Peripherals**

- Cyclic Redundancy Check (CRC) module
- 16-bit dual channel 100 ksps Audio DAC
- Up to five 16-bit and up to two 32-bit Timers/Counters
- Up to four Input Capture (IC) modules
- Up to four Output Compare (OC) modules
- Up to two Quadrature Encoder Interface (QEI) modules
- Real-Time Clock and Calendar (RTCC) module

### **Communication Interfaces**

- Parallel Master Port (PMP)
- Two UART modules (10 Mbps)
  - Supports LIN 2.0 protocols
  - RS-232, RS-485, and IrDA<sup>®</sup> support
- Two 4-wire SPI modules (15 Mbps)
- Enhanced CAN (ECAN) module (1 Mbaud) with 2.0B support
- I<sup>2</sup>C module (100K, 400K and 1Mbaud) with SMbus support

# **Direct Memory Access (DMA)**

- 8-channel hardware DMA with no CPU stalls or overhead
- UART, SPI, ADC, ECAN, IC, OC, INTO

### **Qualification and Class B Support**

- AEC-Q100 REVG (Grade 0 -40°C to +150°C)
- · Class B Safety Library, IEC 60730, VDE certified

# **Debugger Development Support**

- · In-circuit and in-application programming
- Two program breakpoints
- · Trace and run-time watch

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed in Table 1. The pages that follow show their pinout diagrams.

# TABLE 1:dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04CONTROLLER FAMILIES

						I	Remap	pable F	Periphe	ral									£			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) <sup>(1)</sup>	Remappable Pins	16-bit Timer <sup>(2)</sup>	Input Capture	Output Compare Standard PWM	Motor Control PWM (Channels) <sup>(3)</sup>	Quadrature Encoder Interface	UART	SPI	ECAN <sup>TM</sup>	External Interrupts <sup>(4)</sup>	RTCC	I²C™	<b>CRC Generator</b>	10-bit/12-bit ADC (Channels)	6-pin 16-bit DAC	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
dsPIC33FJ128MC804	44	128	16	26	5	4	4	6, 2	2	2	2	1	3	1	1	1	9	1	1/1	11	35	QFN TQFP
dsPIC33FJ128MC802	28	128	16	16	5	4	4	6, 2	2	2	2	1	3	1	1	1	6	0	1/0	2	21	SPDIP SOIC QFN-S
dsPIC33FJ128MC204	44	128	8	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ128MC202	28	128	8	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SPDIP SOIC QFN-S
dsPIC33FJ64MC804	44	64	16	26	5	4	4	6, 2	2	2	2	1	3	1	1	1	9	1	1/1	11	35	QFN TQFP
dsPIC33FJ64MC802	28	64	16	16	5	4	4	6, 2	2	2	2	1	3	1	1	1	6	0	1/0	2	21	SPDIP SOIC QFN-S
dsPIC33FJ64MC204	44	64	8	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ64MC202	28	64	8	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SPDIP SOIC QFN-S
dsPIC33FJ32MC304	44	32	4	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ32MC302	28	32	4	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SPDIP SOIC QFN-S

Note 1: RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except dsPIC33FJ32MC302/304, which include 1 Kbyte of DMA RAM.


2: Only four out of five timers are remappable.


3: Only PWM fault pins are remappable.


4: Only two out of three interrupts are remappable.


# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04


### Pin Diagrams











# Table of Contents

	C33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Product Families	
1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	
6.0	Resets	
7.0	Interrupt Controller	
8.0	Direct Memory Access (DMA)	
9.0	Oscillator Configuration	
	· · · · · · · · · · · · · · · · · · ·	
	I/O Ports	
	Timer1	
13.0		
	Output Compare	
	Motor Control PWM Module	
	Quadrature Encoder Interface (QEI) Module	
18.0	Serial Peripheral Interface (SPI)	233
	Inter-Integrated Circuit™ (I <sup>2</sup> C™)	
	Universal Asynchronous Receiver Transmitter (UART)	
	Enhanced CAN (ECAN™) Module	
	10-bit/12-bit Analog-to-Digital Converter (ADC1)	
	Audio Digital-to-Analog Converter (DAC)	
	Comparator Module	
	Real-Time Clock and Calendar (RTCC)	
	Programmable Cyclic Redundancy Check (CRC) Generator	
	Parallel Master Port (PMP)	
28.0	Special Features	335
29.0	Instruction Set Summary	
30.0	a contraction of the second	
31.0		
32.0	High Temperature Electrical Characteristics	413
32.0	DC and AC Device Characteristics Graphs	425
33.0	Packaging Information	429
Appe	ndix A: Revision History	439
Index	٢	449
The N	Nicrochip Web Site	455
Custo	omer Change Notification Service	455
Custo	omer Support	455
Read	ler Response	456
Produ	uct Identification System	457

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <a href="http://www.microchip.com">http://www.microchip.com</a>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### **Referenced Sources**

This device data sheet is based on the following individual chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.


- Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33FJ64MC804 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.
   In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.
- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70202)
- Section 5. "Flash Programming" (DS70191)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-saving Modes" (DS70196)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 14. "Motor Control PWM" (DS70187)
- Section 15. "Quadrature Encoder Interface (QEI)" (DS70208)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195)
- Section 20. "Data Converter Interface (DCI)" (DS70288)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)
- Section 30. "I/O Ports with Peripheral Pin Select (PPS)" (DS70190)
- Section 32. "Interrupts (Part III)" (DS70214)
- Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211)
- Section 34. "Comparator" (DS70212)
- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298)
- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- · Section 38. "Direct Memory Access" (DS70215)
- · Section 39. "Oscillator (Part III)" (DS70216)

# 1.0 DEVICE OVERVIEW

- **Note 1:** This data sheet summarizes the features the dsPIC33FJ32MC302/304, of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device specific information for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 Digital Signal Controller (DSC) devices. The dsPIC33F devices contain extensive Digital Signal Processor (DSP) functionality with a high performance 16-bit Microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 families of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.






TABLE 1-1:	PINOUT I/O DESCRIPTIONS					
Pin Name	Pin Type	Buffer Type	PPS	Description		
AN0-AN8	I	Analog	No	Analog input channels.		
CLKI	   0	ST/CMOS	No No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally, functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.		
OSC1		ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS		
OSC2	I/O	_	No	otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.		
SOSCI SOSCO	   0	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.		
CN0-CN30	I	ST	No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.		
IC1-IC2 IC7-IC8		ST ST	Yes Yes	Capture inputs 1/2. Capture inputs 7/8.		
OCFA OC1-OC4	   0	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare outputs 1 through 4.		
INT0	I	ST	No	External interrupt 0.		
INT1		ST	Yes	External interrupt 1.		
INT2 RA0-RA4	1	ST	Yes	External interrupt 2.		
RA0-RA4 RA7-RA10	1/O 1/O	ST ST	No No	PORTA is a bidirectional I/O port. PORTA is a bidirectional I/O port.		
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.		
RC0-RC9	I/O	ST	No	PORTC is a bidirectional I/O port.		
T1CK	I	ST	No	Timer1 external clock input.		
T2CK		ST	Yes	Timer2 external clock input.		
T3CK T4CK		ST ST	Yes Yes	Timer3 external clock input. Timer4 external clock input.		
T5CK		ST	Yes	Timer5 external clock input.		
U1CTS	1	ST	Yes	UART1 clear to send.		
U1RTS	0	_	Yes	UART1 ready to send.		
U1RX	I	ST	Yes	UART1 receive.		
U1TX	0	—	Yes	UART1 transmit.		
U2CTS	I I	ST	Yes	UART2 clear to send.		
U2RTS	0	-	Yes	UART2 ready to send.		
U2RX U2TX		ST —	Yes Yes	UART2 receive. UART2 transmit.		
SCK1 SDI1	I/O	ST ST	Yes Yes	Synchronous serial clock input/output for SPI1. SPI1 data in.		
SD01	0		Yes	SPI1 data out.		
SS1	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.		
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.		
SDI2	I	ST	Yes	SPI2 data in.		
SDO2	0	—	Yes	SPI2 data out.		
SS2	I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.		
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.		
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.		
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.		
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.		
		S compatibl				
		Frigger input eral Pin Sele		MOS levels O = Output I = Input TTL = TTL input buffer		
сг						

# TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	PPS	Description
TMS	Ι	ST	No	JTAG Test mode select pin.
ТСК	Ι	ST	No	JTAG test clock input pin.
TDI	Ι	ST	No	JTAG test data input pin.
TDO	0	—	No	JTAG test data output pin.
INDX1	Ι	ST	Yes	Quadrature Encoder Index1 Pulse input.
QEA1	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
QEB1	Ι	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
UPDN1	0	CMOS	Yes	Position Up/Down Counter Direction State.
INDX2	Ι	ST	Yes	Quadrature Encoder Index2 Pulse input.
QEA2	Ι	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
QEB2	Ι	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
UPDN2	0	CMOS	Yes	Position Up/Down Counter Direction State.
C1RX	I	ST	Yes	ECAN1 bus receive pin.
C1TX	0	—	Yes	ECAN1 bus transmit pin.
RTCC	0	_	No	Real-Time Clock Alarm Output.
CVREF	0	ANA	No	Comparator Voltage Reference Output.
C1IN-	Ι	ANA	No	Comparator 1 Negative Input.
C1IN+	I	ANA	No	Comparator 1 Positive Input.
C1OUT	0		Yes	Comparator 1 Output.
C2IN-	Ι	ANA	No	Comparator 2 Negative Input.
C2IN+	Ι	ANA	No	Comparator 2 Positive Input.
C2OUT	0		Yes	Comparator 2 Output.
PMA0	I/O	TTL/ST	No	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	I/O	TTL/ST	No	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2 -PMPA10	0	_	No	Parallel Master Port Address (Demultiplexed Master modes).
PMBE	Ō		No	Parallel Master Port Byte Enable Strobe.
PMCS1	0	_	No	Parallel Master Port Chip Select 1 Strobe.
PMD0-PMPD7	I/O	TTL/ST	No	Parallel Master Port Data (Demultiplexed Master mode) or Address/ Data (Multiplexed Master modes).
PMRD	0	—	No	Parallel Master Port Read Strobe.
PMWR	Ō	—	No	Parallel Master Port Write Strobe.
DAC1RN	0	_	No	DAC1 Negative Output.
DAC1RP	0	—	No	DAC1 Positive Output.
DAC1RM	0		No	DAC1 Output indicating middle point value (typically 1.65V).
DAC2RN	0		No	DAC2 Negative Output.
DAC2RP	0	—	No	DAC2 Positive Output.
DAC2RM	0	1	No	DAC2 Output indicating middle point value (typically 1.65V).

# TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog inputP = PoweO = OutputI = InputTTL = TTL input buffer

TABLE 1-1:	PINOU	T I/O DES	CRIPT	IONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	PPS	Description
FLTA1	I	ST	Yes	PWM1 Fault A input.
PWM1L1	0	_	No	PWM1 Low output 1
PWM1H1	0	—	No	PWM1 High output 1
PWM1L2	0	—	No	PWM1 Low output 2
PWM1H2	0		No	PWM1 High output 2
PWM1L3	0		No	PWM1 Low output 3
PWM1H3	0		No	PWM1 High output 3
FLTA2	I	ST	Yes	PWM2 Fault A input.
PWM2L1	0		No	PWM2 Low output 1
PWM2H1	0	—	No	PWM2 High output 1
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1.
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3.
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	No	Ground reference for analog modules.
Vdd	Р	—	No	Positive supply for peripheral logic and I/O pins.
VCAP	Р	_	No	CPU logic filter capacitor connection.
Vss	Р		No	Ground reference for logic and I/O pins.
VREF+	I	Analog	No	Analog voltage reference (high) input.
VREF-	I	Analog	No	Analog voltage reference (low) input.
Lawards CMO	c = c M c	Casmanatik	In the second	or output Analog - Analog input P - Power

# TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog inputP =O = OutputI = ITTL = TTL input buffer

P = Power I = Input

© 2007-2012 Microchip Technology Inc.

NOTES:

# 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

# 2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 family of 16-bit Digital Signal Controllers (DSC) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
  VCAP
  (see Section 2.3 "CPUL origination capacitor
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented


Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.

# 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.



### 2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

# 2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7  $\mu$ F and 10  $\mu$ F, preferably surface mount connected within one-eights inch of the VCAP pin connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to Section 28.2 "On-Chip Voltage Regulator" for details.

# 2.4 Master Clear (MCLR) Pin


The MCLR pin provides for two specific device functions:

- Device Reset
- Device programming and debugging


During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



### EXAMPLE OF MCLR PIN CONNECTIONS



2:  $\underline{R1} \leq 470\Omega$  will limit any current flowing into MCLR from the external capacitor C, in the event of MCLR pin breakdown due to Electrostatic Discharge (ESD) or <u>Electrical</u> Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.

### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended with a value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 3 or MPLAB REAL ICE<sup>TM</sup>.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB<sup>®</sup> ICD 3" (poster) (DS51765)
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" (DS51764)
- *"MPLAB<sup>®</sup> REAL ICE™ In-Circuit Emulator User's Guide"* (DS51616)
- *"Using MPLAB<sup>®</sup> REAL ICE™"* (poster) (DS51749)


# 2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested lavout is shown in Figure 2-3. Recommendations for crystals and ceramic resonators are provided in Table 2-1 and Table 2-2, respectively.

# FIGURE 2-3:

#### SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



Part Number	Vendor	Freq.	Load Cap.	Package Case	Frequency Tolerance	Mounting Type	Operating Temperature
ECS-40-20-4DN	ECS Inc.	4 MHz	20 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-80-18-4DN	ECS Inc.	8 MHz	18 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-100-18-4-DN	ECS Inc.	10 MHz	18 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-200-20-4DN	ECS Inc.	20 MHz	20 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-40-20-5G3XDS-TR	ECS Inc.	4 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-80-20-5G3XDS-TR	ECS Inc.	8 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-100-20-5G3XDS-TR	ECS Inc.	10 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-200-20-5G3XDS-TR	ECS Inc.	20 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to 125°C
NX3225SA 20MHZ AT-W	NDK	20 MHz	8 pF	3.2 mm x 2.5 mm	±50 ppm	SM	-40°C to 125°C

### TABLE 2-1: CRYSTAL RECOMMENDATIONS

Legend: TH = Through Hole

SM = Surface Mount

Part Number	Vendor	Freq.	Load Cap.	Package Case	Frequency Tolerance	Mounting Type	Operating Temperature
FCR4.0M5T	TDK Corp.	4 MHz	N/A	Radial	±0.5%	TH	-40°C to +85°C
FCR8.0M5	TDK Corp.	8 MHz	N/A	Radial	±0.5%	TH	-40°C to +85°C
HWZT-10.00MD	TDK Corp.	10 MHz	N/A	Radial	±0.5%	TH	-40°C to +85°C
HWZT-20.00MD	TDK Corp.	20 MHz	N/A	Radial	±0.5%	TH	-40°C to +85°C

<b>TABLE 2-2:</b>	<b>RESONATOR RECOMMENDATIONS</b>
-------------------	----------------------------------

Legend: TH = Through Hole

# 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to less than or equal to 8 MHz for start-up with PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

# 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the analog-to-digital input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the analog-to-digital pins that are initialized by MPLAB ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain analog-to-digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all analog-to-digital pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

# 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pin.

# 3.0 CPU

- Note 1: This data sheet summarizes the features of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

# 3.1 Overview

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any time.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls. There are two classes of instruction in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJ32MC302/ 304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 is shown in Figure 3-2.

# 3.2 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data-space mapping feature lets any instruction access program space as if it were data space.

### 3.3 DSP Engine Overview

The DSP engine features a high-speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner by dedicating certain working registers to each address space.


### 3.4 Special MCU Features

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).


The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.









# 3.5 CPU Resources

Many useful resources related to the CPU are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

### 3.5.1 KEY RESOURCES

- Section 2. "CPU" (DS70204)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 3.6 CPU Control Registers

	NO-1. OK. O								
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0		
OA	OB	SA <sup>(1)</sup>	SB <sup>(1)</sup>	OAB	SAB	DA	DC		
bit 15							bit 8		
(0)	(0)	(0)							
R/W-0 <sup>(3)</sup>		R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
	IPL<2:0> <sup>(2)</sup>		RA	N	OV	Z	С		
bit 7							bit 0		
Legend:									
C = Clear o	nly bit	R = Readable	e bit	U = Unimplei	mented bit, read	l as '0'			
S = Set only	y bit	W = Writable	bit	-n = Value at	POR				
'1' = Bit is s	et	'0' = Bit is clea	ared	x = Bit is unk	nown				
bit 15	OA: Accumul	ator A Overflow	v Status bit						
		ator A overflowe							
		ator A has not c							
bit 14		ator B Overflow							
		ator B overflowe ator B has not c							
bit 13				tus hit(1)					
		<b>SA:</b> Accumulator A Saturation 'Sticky' Status bit <sup>(1)</sup> 1 = Accumulator A is saturated or has been saturated at some time							
	0 = Accumula	ator A is not sat	turated						
bit 12	SB: Accumul	SB: Accumulator B Saturation 'Sticky' Status bit <sup>(1)</sup>							
		ator B is saturat ator B is not sat		en saturated at	some time				
bit 11	<b>0AB:</b> 0A    0	B Combined A	ccumulator C	verflow Status	bit				
		ators A or B hav ccumulators A							
bit 10	<b>SAB:</b> SA    S	B Combined A	ccumulator (S	ticky) Status bi	t <sup>(4)</sup>				
	1 = Accumula		saturated or	have been sat	urated at some	time in the past	:		
bit 9	DA: DO Loop	Active bit							
	1 = DO loop ir								
	-	ot in progress							
bit 8		U Half Carry/Bo							
		out from the 4th sult occurred	low-order bit (	for byte-sized of	data) or 8th low-	order bit (for wo	rd-sized data)		
	0 = No carry			bit (for byte-siz	ed data) or 8th	low-order bit (f	or word-sized		
Note 1:	This bit can be rea	ad or cleared (n	ot set).						
<b>2:</b> 1	This bit can be read or cleared (not set). The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority evel. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when PL<3> = 1.								

<b>REGISTER 3-1:</b> SR: CPU STATUS REGISTER
--

3: The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.

4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

### **REGISTER 3-1:** SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2)</sup> 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	<ul> <li>OV: MCU ALU Overflow bit</li> <li>This bit is used for signed arithmetic (two's complement). It indicates an overflow of a magnitude that causes the sign bit to change state.</li> <li>1 = Overflow occurred for signed arithmetic (in this arithmetic operation)</li> <li>0 = No overflow occurred</li> </ul>
bit 1	<ul> <li>Z: MCU ALU Zero bit</li> <li>1 = An operation that affects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>
bit 0	<b>C</b> : MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

- Note 1: This bit can be read or cleared (not set).
  - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - **3:** The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.
  - 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

	—	US	EDT <sup>(1)</sup>		DL<2:0>	
						bit
R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
		•				bit
	C = Clear onl	y bit				
bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
red	'x' = Bit is unl	known	U = Unimpler	mented bit, rea	d as '0'	
Unimplemen	ted: Read as '	0'				
US: DSP Mult	tiply Unsigned/	Signed Contro	ol bit			
U U		Ų				
-	-	-	:+(1)			
	•			oration		
0 = No effect		loop at end of		eration		
DL<2:0>: DO Loop Nesting Level Status bits						
111 <b>= 7</b> DO <b>lo</b>	ops active					
•						
•						
	•					
	-	able bit				
SATB: ACCB	Saturation En	able bit				
1 = Accumula	tor B saturatio	n enabled				
	•	•	ine Saturation	Enable bit		
			elect bit			
IPL3: CPU Int	terrupt Priority	Level Status b	oit 3 <sup>(2)</sup>			
			nan 7			
			ice Enable bit			
1 = Program	space visible ir	n data space				
	bit red Unimplemen US: DSP Muli 1 = DSP engi 0 = DSP engi EDT: Early DC 1 = Terminate 0 = No effect DL<2:0>: DO 111 = 7 DO IO 001 = 1 DO IO 000 = 0 DO IO SATA: ACCA 1 = Accumula 0 = Accumula 0 = Accumula SATB: ACCB 1 = Accumula 0 = Accumula SATB: ACCB 1 = Accumula 0 = Accumula SATDW: Data 1 = Data space 0 = Data space ACCSAT: Acc 1 = 9.31 satur 0 = 1.31 satur 1 = CPU inter 0 = CPU inter 0 = CPU inter 1 = Program s 0 = Program s	C = Clear only bit W = Writable red 'x' = Bit is unk Unimplemented: Read as ' US: DSP Multiply Unsigned/ 1 = DSP engine multiplies a 0 = DSP engine multiplies a EDT: Early DO Loop Termina 1 = Terminate executing DO 0 = No effect DL<2:0>: DO Loop Nesting I 111 = 7 DO loops active 001 = 1 DO loops active 000 = 0 DO loops active SATA: ACCA Saturation End 1 = Accumulator A saturatio SATB: ACCB Saturation End 1 = Accumulator B saturatio 0 = Accumulator B saturatio 0 = Accumulator B saturatio 0 = Accumulator B saturatio 0 = Accumulator B saturatio 1 = Data space write saturat 0 = Data space write saturat 0 = Data space write saturat 1 = 9.31 saturation (normal s 0 = 1.31 saturation (normal s 0 = CPU interrupt priority lev 0 = CPU interrupt priority lev	C = Clear only bit bit W = Writable bit red 'x' = Bit is unknown Unimplemented: Read as '0' US: DSP Multiply Unsigned/Signed Contro 1 = DSP engine multiplies are unsigned 0 = DSP engine multiplies are signed EDT: Early Do Loop Termination Control b 1 = Terminate executing Do loop at end of 0 = No effect DL<2:0>: Do Loop Nesting Level Status bit 111 = 7 Do loops active 000 = 0 Do loops active SATA: ACCA Saturation Enable bit 1 = Accumulator A saturation enabled 0 = Accumulator A saturation enabled 0 = Accumulator B saturation disabled SATB: ACCB Saturation Enable bit 1 = Accumulator B saturation disabled SATB: ACCB Saturation Enable bit 1 = Accumulator B saturation disabled SATB: ACCB Saturation Enable bit 1 = Data space write saturation disabled SATDW: Data Space Write from DSP Eng 1 = Data space write saturation disabled ACCSAT: Accumulator Saturation Mode S 1 = 9.31 saturation (super saturation) 0 = 1.31 saturation (normal saturation) IPL3: CPU Interrupt Priority Level Status bit 1 = CPU interrupt Priority level is 7 or less PSV: Program Space Visibility in Data Space 0 = Program space not visible in data space 0 = Program space not visible in data space	C = Clear only bit bit W = Writable bit -n = Value at red 'x' = Bit is unknown U = Unimpler Unimplemented: Read as '0' US: DSP Multiply Unsigned/Signed Control bit 1 = DSP engine multiplies are unsigned 0 = DSP engine multiplies are signed EDT: Early DO Loop Termination Control bit <sup>(1)</sup> 1 = Terminate executing DO loop at end of current loop it 0 = No effect DL<2:0>: DO Loop Nesting Level Status bits 111 = 7 DO loops active 000 = 0 DO loops active SATA: ACCA Saturation Enable bit 1 = Accumulator A saturation enabled 0 = Accumulator A saturation enabled 0 = Accumulator B saturation enabled SATB: ACCB Saturation Enable bit 1 = Accumulator B saturation disabled SATDW: Data Space Write from DSP Engine Saturation 1 = Data space write saturation disabled ACCSAT: Accumulator Saturation disabled ACCSAT: Accumulator Saturation Mode Select bit 1 = 9.31 saturation (super saturation) 0 = 1.31 saturation (normal saturation) IPL3: CPU Interrupt Priority Level Status bit 3 <sup>(2)</sup> 1 = CPU interrupt Priority level is greater than 7 0 = CPU interrupt priority level is 7 or less PSV: Program Space Visibility in Data Space Enable bit 1 = Program space visible in data space 0 = Program space not visible in data space	C = Clear only bit bit W = Writable bit -n = Value at POR red 'x' = Bit is unknown U = Unimplemented bit, rea Unimplemented: Read as '0' US: DSP Multiply Unsigned/Signed Control bit 1 = DSP engine multiplies are unsigned 0 = DSP engine multiplies are signed EDT: Early Do Loop Termination Control bit <sup>(1)</sup> 1 = Terminate executing Do loop at end of current loop iteration 0 = No effect DL<2:0>: Do Loop Nesting Level Status bits 111 = 7 Do loops active • • 001 = 1 Do loop active 000 = 0 Do loops active SATA: ACCA Saturation Enable bit 1 = Accumulator A saturation enabled 0 = Accumulator A saturation enabled 0 = Accumulator A saturation enabled 0 = Accumulator B saturation disabled SATDW: Data Space Write from DSP Engine Saturation Enable bit 1 = Data space write saturation disabled ACCSAT: Accumulator Saturation Mode Select bit 1 = 0.31 saturation (super saturation) IPL3: CPU Interrupt Priority Level Status bit 3 <sup>(2)</sup> 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less PSV: Program Space Visibility in Data Space Enable bit 1 = Program space visibel in data space	C = Clear only bit bit W = Writable bit -n = Value at POR '1' = Bit is set red 'x' = Bit is unknown U = Unimplemented bit, read as '0' Unimplemented: Read as '0' US: DSP Multiply Unsigned/Signed Control bit 1 = DSP engine multiplies are unsigned EDT: Early Do Loop Termination Control bit <sup>(1)</sup> 1 = Terminate executing Do loop at end of current loop iteration 0 = No effect DL<2:0>: Do Loop Nesting Level Status bits 111 = 7 Do loops active • • • • • • • • • • • • •

# - -

**Note 1:** This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

# REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 1	RND: Rounding Mode Select bit
	1 = Biased (conventional) rounding enabled
	0 = Unbiased (convergent) rounding enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	1 = Integer mode enabled for DSP multiply ops
	0 = Fractional mode enabled for DSP multiply ops

- **Note 1:** This bit is always read as '0'.
  - 2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

# 3.7 Arithmetic Logic Unit (ALU)

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register. The C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

### 3.7.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- · 8-bit unsigned x 8-bit unsigned

### 3.7.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

### 3.8 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.


The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- · Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- · Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- · Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

A block diagram of the DSP engine is shown in Figure 3-3.

TABLE 3-1:	DSP INSTRUCTIONS
	SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	A = x 2	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes



# FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM

### 3.8.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. Signed to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit two's complement integer is  $-2^{N-1}$  to  $2^{N-1} - 1$ .

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0
- For a 32-bit integer, the data range is
   -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF)

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to  $(1 - 2^{1-N})$ . For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10<sup>-5</sup>. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10<sup>-10</sup>.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands direct a 16-bit result, and word operands direct a 32-bit result to the specified registers in the W array.

# 3.8.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

# 3.8.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented)
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- · OA: ACCA overflowed into guard bits
- · OB: ACCB overflowed into guard bits

or

• SA: ACCA saturated (bit 31 overflow and saturation)

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- · SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller"**). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and is saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, the SA and SB bits generate an arithmetic warning trap when saturation is disabled. The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation:
- When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as super saturation and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).
- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x0080000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.
- Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

### 3.8.3 ACCUMULATOR WRITE BACK

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

### 3.8.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored, and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.8.3.2 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator write-back operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

### 3.8.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

### 3.8.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

# 4.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32MC302/304,
	dsPIC33FJ64MCX02/X04 and
	dsPIC33FJ128MCX02/X04 family of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to Section 4. "Program
	Memory" (DS70203) of the "dsPIC33F/
	PIC24H Family Reference Manual", which
	is available from the Microchip web site
	(www.microchip.com).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.

# 4.1 Program Address Space

The program address memory space of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is shown in Figure 4-1.

### FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 AND dsPIC33FJ128MCX02/X04 DEVICES

	dsPIC33FJ32MC302/304	dsPIC33FJ64MCX02/X04	dsPIC33FJ128MCX02/X04
Ĭ	GOTO Instruction	GOTO Instruction	GOTO Instruction 0x000000 Reset Address 0x000002
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table
	Reserved	Reserved	0x0000FE             Reserved         0x000100
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table 0x000104 0x0001FE
Space	User Program Flash Memory (11264 instructions)	User Program Flash Memory	0x000200
User Memory Space		(22016 instructions)	User Program Flash Memory (44032 instructions) 0x00ABFE
Use	Unimplemented (Read '0's)	Unimplemented	0x00AC00
		(Read '0's)	0x0157FE 0x015800
		(Nead 0 S)	Unimplemented (Read '0's)
	Reserved	Reserved	Reserved
ory Space	Device Configuration Registers	Device Configuration	Device Configuration         0xF7FFE           Device Configuration         0xF80000           Registers         0xF80017
Configuration Memory Space	Reserved	Reserved	0xF80018 Reserved
Configu	DEVID (2)	DEVID (2)	DEVID (2) 0xFEFFE 0xFF0000 0xFF0000 0xFF0002
↓ I	Reserved	Reserved	Reserved

#### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

### 4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table**".

msw Address	most significant w		east significant wo	PC Address (Isw Address)
	23	16	8	0 0
0x000001	0000000			0x000000
0x000003	0000000			0x000002
0x000005	0000000			0x000004
0x000007	0000000			0x000006
			$\overline{}$	
	Program Memory 'Phantom' Byte (read as '0')	Instruc	tion Width	

### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

# 4.2 Data Address Space

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 CPU has a separate 16 bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.8.3 "Reading Data from Program Memory Using Program Space Visibility").

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

#### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

#### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

# 4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 core and peripheral modules for controlling the operation of the device.


The SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

**Note:** The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.


## 4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using the MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.


#### FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJ32MC302/304 DEVICES WITH 4 KB RAM



#### FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33FJ128MC202/204 AND dsPIC33FJ64MC202/ 204 DEVICES WITH 8 KB RAM







#### 4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

#### 4.2.6 DMA RAM

Every dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 device contains up to 2 Kbytes of dual ported DMA RAM located at the end of Y data space, and is a part of Y data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. The DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: The DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

# 4.3 Memory Resources

Many useful resources related to Memory Organization are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

## 4.3.1 KEY RESOURCES

- Section 4. "Program Memory" (DS70203)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

#### **Special Function Register Maps** 4.4

#### TABLE 4-1: **CPU CORE REGISTERS MAP**

DS7029	
)1G-pag	
je 42	

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	gister 0								0000
WREG1	0002								Working Re	gister 1								0000
WREG2	0004								Working Re	gister 2								0000
WREG3	0006								Working Re	gister 3								0000
WREG4	0008								Working Re	gister 4								0000
WREG5	000A								Working Re	gister 5								0000
WREG6	000C								Working Re	gister 6								0000
WREG7	000E								Working Re	gister 7								0000
WREG8	0010								Working Re	gister 8								0000
WREG9	0012								Working Re	gister 9								0000
WREG10	0014								Working Reg	jister 10								0000
WREG11	0016								Working Reg	jister 11								0000
WREG12	0018								Working Reg	ister 12								0000
WREG13	001A								Working Reg	jister 13								0000
WREG14	001C								Working Reg	jister 14								0000
WREG15	001E								Working Reg	jister 15								0800
SPLIM	0020							Stac	k Pointer Lir	nit Register								XXXX
ACCAL	0022								ACCA	L								XXXX
ACCAH	0024								ACCA	Н								XXXX
ACCAU	0026				ACCA<	39>							ACO	CAU				XXXX
ACCBL	0028								ACCB	L								XXXX
ACCBH	002A								ACCB	Н								XXXX
ACCBU	002C				ACCB<	39>							ACO	CBU				XXXX
PCL	002E							Program	Counter Lov	w Word Reg	ister							XXXX
PCH	0030	_		—			—		_			Progra	am Counter	High Byte R	Register			0000
TBLPAG	0032	_	—	—			_					Table	Page Addre	ss Pointer F	Register			0000
PSVPAG	0034	_		—			—		—		Prog	ram Memor	y Visibility Pa	age Addres	s Pointer Re	egister		0000
RCOUNT	0036							Repe	at Loop Cou	nter Registe	er							XXXX
DCOUNT	0038								DCOUNT<									XXXX
DOSTARTL	003A							DOST	ARTL<15:1	>							0	XXXX
DOSTARTH	003C	_	—	_	—	—	—	—	—	_	_			DOSTAF	RTH<5:0>			00xx
DOENDL	003E							DOE	NDL<15:1>	•		•					0	XXXX
DOENDH	0040	_	—	—	—	—	—	—	—	_	—			DOEN	DH<5:0>			00xx
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	—	—	_	US	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	0020

# TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)

							,											
SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
MODCON	0046	XMODEN	YMODEN	-	—		BWN	/<3:0>			YWM	<3:0>			XWM	<3:0>		0000
XMODSRT	0048		XS<15:1>															XXXX
XMODEND	004A		XE<15:1>															XXXX
YMODSRT	004C							Y	′S<15:1>								0	XXXX
YMODEND	004E							Y	′E<15:1>								1	XXXX
XBREV	0050	BREN								XB<14:0>								XXXX
DISICNT	0052	—	_						Disabl	e Interrupts	Counter R	egister						XXXX

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABL	E 4-2:	CHA	ANGE N	OTIFICA	TION R	EGISTEI	r map f	OR dsP	IC33FJ1	28MC20	2/802, d	IsPIC33	FJ64MC	202/802	AND d	sPIC33F	J32MC3	302
SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	—	-	—	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	CN30IE	CN29IE	—	CN27IE	—	—	CN24IE	CN23IE	CN22IE	CN21IE	—	-	—	—	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	—	—	—	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	—	CN27PUE	—	—	CN24PUE	CN23PUE	CN22PUE	CN21PUE	—	—	—	—	CN16PUE	0000
CNPU2							-		CN24PUE		CN22PUE	CN21PUE	—	—	_	—	CN16PU	JF

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

#### CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AND dsPIC33FJ32MC304 **TABLE 4-3**:

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	-	CN30IE	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE	4-4:	INTER	RUPT CO	ONTRO	LLER R	EGISTER	R MAP		_									
SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	—	—	_	—	_	_	—	—	_	—	—	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	<b>INT0IF</b>	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	—	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	-	DMA4IF	PMPIF	_		_	_		—	_	—	DMA3IF	C1IF <sup>(1)</sup>	C1RXIF <sup>(1)</sup>	SPI2IF	SPI2EIF	0000
IFS3	008A	FLTA1IF	RTCIF	DMA5IF	_		QEI1IF	PWM1IF		—	_	—	—	_	_	_	_	0000
IFS4	008C	DAC1LIF <sup>(2)</sup>	DAC1RIF <sup>(2)</sup>	_	_	QEI2IF	FLTA2IF	PWM2IF		—	C1TXIF <sup>(1)</sup>	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF		0000
IEC0	0094	-	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	—	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	—	DMA4IE	PMPIE	—	—	—	—	_	—	—	—	DMA3IE	C1IE <sup>(1)</sup>	C1RXIE <sup>(1)</sup>	SPI2IE	SPI2EIE	0000
IEC3	009A	FLTA1IE	RTCIE	DMA5IE	—	_	QEI1IE	PWM1IE	_	—	—	—	—	—	—	_	—	0000
IEC4	009C	DAC1LIE <sup>(2)</sup>	DAC1RIE <sup>(2)</sup>	—	—	QEI2IE	FLTA2IE	PWM2IE	_	—	C1TXIE <sup>(1)</sup>	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE		0000
IPC0	00A4	—		T1IP<2:0>		_	(	OC1IP<2:0	>	—		IC1IP<2:0>		—	IN	NT0IP<2:0>		4444
IPC1	00A6	_		T2IP<2:0>		_	(	OC2IP<2:0	>	—		IC2IP<2:0>		—	DI	VA0IP<2:0	>	4444
IPC2	00A8	_	U	1RXIP<2:0	>	_	5	SPI1IP<2:0	>	_		SPI1EIP<2:0	>	_	-	T3IP<2:0>		4444
IPC3	00AA	_	—		—	_	D	)MA1IP<2:	0>	—		AD1IP<2:0>	<b>`</b>	—	U	1TXIP<2:0>	>	0444
IPC4	00AC	_	(	CNIP<2:0>		_		CMIP<2:0	>	_		MI2C1IP<2:0	)>	_	SI	2C1IP<2:0	>	4444
IPC5	00AE	_	I	C8IP<2:0>		_		IC7IP<2:0	>	_		—	—	_	IN	NT1IP<2:0>		4404
IPC6	00B0	_		T4IP<2:0>		_	(	OC4IP<2:0	>	_		OC3IP<2:0>	>	_	DI	VIA2IP<2:0	>	4444
IPC7	00B2	_	-	2TXIP<2:0		_		J2RXIP<2:(		_		INT2IP<2:0	>	_	-	T5IP<2:0>		4444
IPC8	00B4	_	C	1IP<2:0>(1	)	_	C	1RXIP<2:0	>(1)	_		SPI2IP<2:0	>	_	SF	PI2EIP<2:0	>	4444
IPC9	00B6	—	—	—	—	—	—	—		—	—	—	—	—	DI	VA3IP<2:0	>	0004
IPC11	00BA	—	—	—	—	—	D	MA4IP<2:	0>	—		PMPIP<2:0	>	—	—	—	—	0440
IPC14	00C0	—	—	—	—	—	(	QEI1IP<2:0	)>	—		PWM1IP<2:0	)>	—	—	—	—	0440
IPC15	00C2	—	FL	_TA1IP<2:0	>	—	RTCIP<2:0>			—		DMA5IP<2:0	>	—	—	—	—	4440
IPC16	00C4	—	C	RCIP<2:0>	<b>`</b>	—	U2EIP<2:0>			—		U1EIP<2:0>	<b>`</b>	—	—	—	—	4440
IPC17	00C6	—	—	—	—	_	C1TXIP<2:0> <sup>(1)</sup>			—		DMA7IP<2:0	>	—	DI	VIA6IP<2:0	>	0444
IPC18	00C8	—		EI2IP<2:0>		_	FLTA2IP<2:0>			—		PWM2IP<2:0	)>	—	—	—	—	4440
IPC19	00CA	—	DAG	C1LIP<2:0>	<b>(</b> 2)	_	DA	C1RIP<2:0	)>(2)	—	—	—	—	—	—	—	—	4400
INTTREG	00E0	—	—	—	—		ILR<	3:0>		—			VE	CNUM<6:0>				4444

#### TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP

© 2007-2012 Microchip Technology Inc.

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Interrupts are disabled on devices without the ECAN<sup>™</sup> modules.

2: Interrupts are disabled on devices without a DAC module.

TABLE 4	4-5:	TIMEF	REGIS	TER MA	٨P													
SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	—	TSIDL	_	_	—		_	_	TGATE	TCKP	S<1:0>	-	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only) Timer3 Register															XXXX
TMR3	010A																0000	
PR2	010C		Period Register 2														FFFF	
PR3	010E		Period Register 2 Period Register 3															FFFF
T2CON	0110	TON	I	TSIDL	—	I	—	_	—	—	TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T3CON	0112	TON	I	TSIDL	—	I	—	_	—	—	TGATE	TCKP	S<1:0>		—	TCS	—	0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Tin	ner5 Holding	Register (fo	r 32-bit timeı	operations o	only)						XXXX
TMR5	0118								Timer5	Register								0000
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON		TSIDL	-	-	-	_	_	-	TGATE	TCKP	S<1:0>	T32	-	TCS		0000
T5CON	0120	TON	I	TSIDL	—	_	—	_	_	—	TGATE	TCKP	S<1:0>	-	—	TCS	_	0000
Legend:	x = un	known valu	e on Reset,	— = unimp	lemented, r	ead as '0'. F	Reset value	s are showr	n in hexadeo	imal.								

# TABLE 4-6: INPUT CAPTURE REGISTER MAP

			•/ 11			· · · · · · ·												
SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	pture Regist	er							xxxx
IC1CON	0142	_	—	ICSIDL	_	-	_	-	I	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144		Input 2 Capture Register															XXXX
IC2CON	0146	—	—	ICSIDL	—		-	1	I	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	pture Regist	er							XXXX
IC7CON	015A	—	—	ICSIDL	—		-	1	I	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	pture Regist	er							XXXX
IC8CON	015E	_	—	ICSIDL	_	_	_	-	I	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
			-															•

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# **TABLE 4-7: OUTPUT COMPARE REGISTER MAP** SFR Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
OC1RS	0180							Out	tput Compar	e 1 Seconda	ary Register							XXXX
OC1R	0182								Output Co	ompare 1 Re	gister							XXXX
OC1CON	0184	I	I	OCSIDL	I	1	—	-	1	I	-	1	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Out	tput Compar	e 2 Seconda	ary Register							XXXX
OC2R	0188								Output Co	ompare 2 Re	gister							XXXX
OC2CON	018A	I	I	OCSIDL	I		_	-			-		OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Out	tput Compar	e 3 Seconda	ary Register							XXXX
OC3R	018E								Output Co	ompare 3 Re	gister							XXXX
OC3CON	0190	I	I	OCSIDL	I		_	-			-		OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Out	tput Compar	e 4 Seconda	ary Register							XXXX
OC4R	0194								Output Co	ompare 4 Re	gister							XXXX
OC4CON	0196		-	OCSIDL	-	_	—	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### **TABLE 4-8: 6-OUTPUT PWM1 REGISTER MAP**

				-	-													
SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
P1TCON	01C0	PTEN		PTSIDL				_			PTOP	S<3:0>		PTCKP	'S<1:0>	PTMO	D<1:0>	0000
P1TMR	01C2	PTDIR							PWM Time	er Count Valı	ue Registe	r						0000
P1TPER	01C4	_							PWM Time	e Base Perio	od Register	r						0000
P1SECMP	01C6	SEVTDIR						F	PWM Specia	I Event Com	pare Regis	ster						0000
PWM1CON1	01C8	_	_	_	_	_	PMOD3	PMOD2	PMOD1	_	PEN3H	PEN2H	PEN1H	_	PEN3L	PEN2L	PEN1L	OOFF
PWM1CON2	01CA	_	_														0000	
P1DTCON1	01CC	DTBPS	<1:0>			DTB	<5:0>			DTAPS	i<1:0>			DTA	<5:0>			0000
P1DTCON2	01CE	_	—	_	_	_		—	—	—	_	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I	0000
P1FLTACON	01D0	_	—	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	_	_	_		FAEN3	FAEN2	FAEN1	0000
P10VDCON	01D4	_	—	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L	—	_	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L	FF00
P1DC1	01D6							Р	WM Duty Cy	cle 1 Regist	ter							0000
P1DC2	01D8							Р	WM Duty Cy	cle 2 Regist	ter							0000
P1DC3	01DA							Р	WM Duty Cy	cle 3 Regist	ter							0000

Legend: u = uninitialized bit, - = unimplemented, read as '0'

All

# TABLE 4-9: 2-OUTPUT PWM2 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
P2TCON	05C0	PTEN	-	PTSIDL	_	—	—	-	—		PTOPS	6<3:0>		PTCKP	'S<1:0>	PTMO	D<1:0>	0000
P2TMR	05C2	PTDIR						I	PWM Time	Count Valu	ue Register							0000
P2TPER	05C4	_							PWM Time	Base Perio	d Register							0000
P2SECMP	05C6	SEVTDIR						PW	/M Special	Event Com	pare Regis	ter						0000
PWM2CON1	05C8	_	_	_	_	_	_	_	PMOD1	_	_	_	PEN1H	_	_	-	PEN1L	OOFF
PWM2CON2	05CA	_	_	_	_		SEVO	PS<3:0>		_	_	_	_	_	IUE	OSYNC	UDIS	0000
P2DTCON1	05CC	DTBPS	<1:0>			DTB	<5:0>			DTAPS	S<1:0>			DTA	<5:0>			0000
P2DTCON2	05CE	_	_	_	_	_	_	_	_	_	_	_	_	_	_	DTS1A	DTS1I	0000
P2FLTACON	05D0	_	_	_	_	_	_	FAOV1H	FAOV1L	FLTAM	_	_	_	_	_	-	FAEN1	0000
P2OVDCON	05D4	_	_	—	_	POVD1H POVD1L POUT1L POUT1L										FF00		
P2DC1	05D6							PWN	/ Duty Cyc	le #1 Regist	ter							0000
Lagandi	·	monted rea																

Legend: — = unimplemented, read as '0'

# TABLE 4-10: QEI1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEI1CON	01E0	CNTERR	_	QEISIDL	INDX	UPDN	Q	EIM<2:0	>	SWPAB	PCDOUT	TQGATE	TQCKP	S<1:0>	POSRES	TQCS	UPDN_SRC	0000
DFLT1CON	01E2	_	_	_		_	IMV<	<1:0>	CEID	QEOUT		QECK<2:0>		_	_	_	_	0000
POS1CNT	01E4								Po	sition Cour	nter<15:0>							0000
MAX1CNT	01E6								Ма	aximum Co	unt<15:0>							FFFF

Legend: — = unimplemented, read as '0'

# TABLE 4-11: QEI2 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEI2CON	01F0	CNTERR	_	QEISIDL	INDX	UPDN	Q	EIM<2:0	>	SWPAB	PCDOUT	TQGATE	TQCKP	S<1:0>	POSRES	TQCS	UPDN_SRC	0000
DFLT2CON	01F2	_		_	_		IMV<	:1:0>	CEID	QEOUT		QECK<2:0>		_	_	_	_	0000
POS2CNT	01F4								Pc	sition Cour	nter<15:0>							0000
MAX2CNT	01F6								Ma	aximum Co	unt<15:0>							FFFF

Legend: — = unimplemented, read as '0'

© 2007-2012 Microchip Technology Inc.

### TABLE 4-12: I2C1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	_	-		_		_					Receive	Register				0000
I2C1TRN	0202	_	_	_	—	_		_	_				Transmit	Register				OOFF
I2C1BRG	0204	-	_	_	_	-	_	_				Baud Rat	te Generato	r Register				0000
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	-	_	_	_	-	_					Address	Register					0000
I2C1MSK	020C	_	_	_	_	_						Address Ma	ask Register					0000
Legend:	x = unki	nown value o	n Reset. —	= unimpler	nented, read	d as '0'. Re	set values a	are shown ir	n hexadecir	nal.								

iented, read as '0'. Reset values are shown in hexadecimal

# TABLE 4-13: UART1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	_	_	UTX8			U	ART Transm	nit Register				XXXX
U1RXREG	0226	_	_	_	_	_	_	_	URX8			U	ART Receive	ed Register				0000
U1BRG	0228							Bau	d Rate Ger	erator Presc	aler							0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

# TABLE 4-14: UART2 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	—		—		—			UTX8			U	ART Transm	nit Register				XXXX
U2RXREG	0236	—		—		—			URX8			U	ART Receiv	e Register				0000
U2BRG	0238							Bau	d Rate Ger	erator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-15: SPI1 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	_	—	—	_	—	_	SPIROV	—	_	—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_		_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	•	PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	-	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248						S	SPI1 Transi	mit and Ree	ceive Buffe	r Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-16: SPI2 REGISTER MAP

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	—	SPISIDL		—	—	_	_	—	SPIROV	_	_	_	—	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	:	SPRE<2:0>	>	PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	—	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268						S	SPI2 Trans	mit and Ree	ceive Buffer	r Register							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-17: ADC1 REGISTER MAP FOR dsPIC33FJ64MC202/802, dsPIC33FJ128MC202/802 AND dsPIC33FJ32MC302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ta Buffer 0								xxxx
AD1CON1	0320	ADON	—	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>	Ş	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	V	/CFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	_		S	SAMC<4:0>						ADCS	<7:0>				0000
AD1CHS123	0326	_	_	_	_	_	CH123N	IB<1:0>	CH123SB	_	_	_	_	_	CH1231	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_		С	H0SB<4:0>	•		CH0NA	_	_		С	H0SA<4:0	>		0000
AD1PCFGL	032C	_	_	_	_	_	_	_	_	_	_	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330		_	_	—		_		_	_		CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	-	_	_	_	-	-	—	_	_	_	_	_	_	[	DMABL<2:	0>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
ADC1BUF0	0300						1		ADC Da	ata Buffer 0	1	1			1			XXXX
AD1CON1	0320	ADON	—	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>	;	SSRC<2:0>		_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	V	'CFG<2:0	>	—	_	CSCNA	CHP	S<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	—	_		S	AMC<4:0>						ADCS	<7:0>				0000
AD1CHS123	0326	_	_	_	—	—	CH123N	IB<1:0>	CH123SB		—	_	_	—	CH123N	VA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_		С	H0SB<4:0>	•		CH0NA	_	_		С	H0SA<4:02	>		0000
AD1PCFGL	032C	_	_	_	—	—	_	—	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	_	_	_	_	_	_		CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_	_	_	_	_	_		_	_	_	_	_	_	1	DMABL<2:	0>	0000

∟egend = unimplemented, read as '0'. Reset values are shown in hexadeci x = unknown value on Reset,

#### **TABLE 4-19:** DAC1 REGISTER MAP FOR dsPIC33FJ128MC804 AND dsPIC33FJ64MC804

SFR Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC1CON	03F0	DACEN	—	DACSIDL	AMPON	_	—	—	FORM	_			D	ACFDIV<6:	)>			0000
DAC1STAT	03F2	LOEN	—	LMVOEN	_	—	LITYPE	LFULL	LEMPTY	ROEN	-	RMVOEN	—	-	RITYPE	RFULL	REMPTY	0000
DAC1DFLT	03F4								DAC1D	ELT<15:0>								0000
DAC1RDAT	03F6								DAC1R	DAT<15:0>								0000
DAC1LDAT	03F8								DAC1LE	)AT<15:0>								0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-20: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	-		_		—	AMOD	E<1:0>	—		MODE	<1:0>	0000
DMA0REQ	0382	FORCE	_	_	—	_	—	—	—	_				RQSEL<6:0	>			0000
DMA0STA	0384								S	TA<15:0>								0000
DMA0STB	0386								S	TB<15:0>								0000
DMA0PAD	0388				-				Р	AD<15:0>								0000
DMA0CNT	038A	—	_	-	—	—	—					CN	۲<9:0>			-		0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	-	—	AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	—	—	—	—	—	—	—	-				RQSEL<6:0	>			0000
DMA1STA	0390								S	TA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394								Р	AD<15:0>								0000
DMA1CNT	0396	_		_	_	_	_					CN	۲<9:0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA2REQ	039A	FORCE		_	_	_	_	_	_	_				RQSEL<6:0>	>			0000
DMA2STA	039C								S	TA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0								Р	AD<15:0>								0000
DMA2CNT	03A2	_		_	_	_	_					CN	۲<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE		_	_	_	_	_	_	_				RQSEL<6:0>	>			0000
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								Р	AD<15:0>								0000
DMA3CNT	03AE	_		_	_	_	_					CN	۲<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE		_	_	_	_	_	_	_				RQSEL<6:0>	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								Р	AD<15:0>								0000
DMA4CNT	03BA	—	_	—	—	_	_					CN	۲<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	_	—	—	—	_	—	—	_		•		RQSEL<6:0	>	•		0000
DMA5STA	03C0								S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>								0000

Legend: — = unimplemented, read as '0'.

# TABLE 4-20: DMA REGISTER MAP (CONTINUED)

					(		/											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								P	AD<15:0>								0000
DMA5CNT	03C6	_	_	_	_	_	_					CNT	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	_	—	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	_	_	_	_	_	—	_	_			I	RQSEL<6:0	>			0000
DMA6STA	03CC								S	TA<15:0>								0000
DMA6STB	03CE								S	TB<15:0>								0000
DMA6PAD	03D0								P	AD<15:0>								0000
DMA6CNT	03D2	_	_	_	_	_	_					CNT	<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_	—	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	-	—	—	_		—	—	—			I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	TA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								P	AD<15:0>								0000
DMA7CNT	03DE	_	_	_	_	_	_					CNT	<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	_	_	_	_		LSTCH	1<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DS	ADR<15:0>								0000

**Legend:** — = unimplemented, read as '0'.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
C1CTRL1	0400	—	_	CSIDL	ABAT	—		REQOP<2	:0>		OPMODE<	2:0>	_	CANCAF	° —	-	WIN	0480
C1CTRL2	0402	_	-	_	_	-	_	_	-	-	_	_		I	DNCNT<4:	0>		0000
C1VEC	0404	_		_			FILHIT<4	0>		—				ICODE<6:	0>			0000
C1FCTRL	0406		DMABS<2	:0>	_	_	-	_	-		_	_			FSA<4:0>	>		000
C1FIFO	0408	_	_			FBF	P<5:0>		•	—	_			FNR	B<5:0>			000
C1INTF	040A	_	_	ТХВО	TXBP	RXBP	TXWA	R RXWAR	R EWARN	IVRIF	WAK	F ERRII	-	FIFOIF	RBOVIE	RBIF	TBIF	000
C1INTE	040C	_	_	_	_	_		_	_	IVRIE	WAKI	E ERRIE	E —	FIFOIE	RBOVIE	RBIE	TBIE	000
C1EC	040E				TERRO	CNT<7:0>							RERRC	NT<7:0>				000
C1CFG1	0410	_		_	_	_	_	_	-	SJ	W<1:0>			BRF	P<5:0>			000
C1CFG2	0412	_	WAKFIL	. —	_	_		SEG2PH<2	2:0>	SEG2PH	TS SAM		SEG1PH<	2:0>		PRSEG<2:(	)>	000
C1FEN1	0414	FLTEN1	5 FLTEN1	FLTEN1	3 FLTEN12	2 FLTEN1	1 FLTEN	10 FLTEN	FLTEN8	FLTEN	7 FLTEN	I6 FLTEN	5 FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFF
C1FMSKSEL1	0418	F7M	ISK<1:0>	F6M	ISK<1:0>	E5M	ISK<1:0>	E4M	SK<1:0>	E3M	SK<1:0>	E2M	ISK<1:0>	E1MS	SK<1:0>	EOMS	K<1:0>	0.00
				1 010		1 510	1011-1.02		31/21.02	1 010	011 11.0	1 210	1011 11.04	1 HVIC	511 - 1.0-	1 01013	11.04	000
Ū	— = unin	nplemente	//SK<1:0> d, read as '0	F14N '. Reset va	/ISK<1:0> lues are sho	F13N wn in hexa	/ISK<1:0> decimal.	F12N	/SK<1:0>	F11N	ISK<1:0>	F10	//SK<1:0>	F9MS	SK<1:0>	F8MS	K<1:0>	
Legend: -	— = unin	nplemente	//SK<1:0> d, read as '0	F14N '. Reset va	/ISK<1:0>	F13N wn in hexa	/ISK<1:0> decimal.	F12N	/SK<1:0>	F11N	ISK<1:0>	F10	//SK<1:0>	F9MS	SK<1:0>	F8MS	-	000
Legend: -	— = unin 22:	nplemente	MSK<1:0> d, read as '0 <b>REGIS</b>	F14N '. Reset va	/ISK<1:0> lues are sho	F13N own in hexa	//SK<1:0> decimal. <b>RL1.WI</b>	F12N N = 0 (F Bit 9	OR dsF Bit 8	F11N PIC33FJ	1SK<1:0> 128MC8 Bit 6	F10M	AND ds	F9MS	64MC8	F8MS	K<1:0>	000 A
Legend: -	— = unin 22:   Addr 0400- 041E	nplemente ECAN1 Bit 15	//SK<1:0> d, read as '0 <b>REGIS</b> Bit 14	F14N '. Reset va FER MA Bit 13	/ISK<1:0> lues are sho	F13N wwn in hexa N C1CTI Bit 11	//SK<1:0> decimal. <b>RL1.WI</b>	F12N N = 0 (F Bit 9 See	OR dsF Bit 8	F11M PIC33FJ Bit 7	1SK<1:0> 128MC8 Bit 6	F10M	AND ds	F9MS	64MC8	F8MS	K<1:0>	0000 0000 Al Res
Legend: - TABLE 4-2 File Name ( C1RXFUL1	— = unin 22:   Addr 0400- 041E 0420	nplemente ECAN1 Bit 15	//SK<1:0> d, read as '0 <b>REGIS</b> Bit 14	F14N Reset va FER MA Bit 13 RXFUL13	ISK<1:0> lues are sho P WHEI Bit 12 RXFUL12	F13N wwn in hexa N C1CTI Bit 11 RXFUL11	/ISK<1:0> decimal. RL1.WII Bit 10	F12N N = 0 (F Bit 9 See RXFUL9	ISK<1:0> OR dsF Bit 8 e definition	F11N PIC33FJ Bit 7 when WIN	128MC8 Bit 6	F10 02/804 Bit 5	AND ds Bit 4	F9MS PIC33FJ Bit 3	GK<1:0> J64MC8 Bit 2	F8MS 02/804) Bit 1	K<1:0> Bit 0	0000 Al Res
Legend:     -       File Name     -       C1RXFUL1     -	- = unin 22:   Addr 0400- 041E 0420   0422	Bit 15 RXFUL15 RXFUL31	ASK<1:0> d, read as '0 <b>REGIS</b> Bit 14 RXFUL14 RXFUL130	F14M Reset va FER MA Bit 13 RXFUL13 RXFUL13 RXFUL29	ISK<1:0> Iues are sho <b>P WHEI</b> Bit 12 RXFUL12 RXFUL12 RXFUL28	F13N wwn in hexa N C1CT Bit 11 RXFUL11 RXFUL27	/ISK<1:0> decimal. RL1.WII Bit 10 RXFUL10 RXFUL26	F12N N = 0 (F Bit 9 See RXFUL9	ISK<1:0> OR dsF Bit 8 definition RXFUL8	F11N PIC33FJ Bit 7 when WIN RXFUL7	128MC8 Bit 6 = x RXFUL6	F101 02/804 / Bit 5 RXFUL5	AND ds Bit 4 RXFUL4	F9MS PIC33FJ Bit 3 RXFUL3	BK<1:0> J64MC8 Bit 2 RXFUL2	F8MS 02/804) Bit 1 RXFUL1	K<1:0> Bit 0 RXFUL0	000 Al Res
Legend:     -       File Name     /       C1RXFUL1     /       C1RXFUL2     /       C1RXOVF1     /	- = unin 22:   Addr 0400- 041E 0420   0422   0428	RXFUL15 RXFUL31 RXOVF15	ASK<1:0> d, read as '0 <b>REGIS</b> Bit 14 RXFUL14 RXFUL14 RXFUL30 RXOVF14	F14M Reset va FER MA Bit 13 RXFUL13 RXFUL29 RXOVF13	ISK<1:0> Iues are sho <b>P WHEI</b> Bit 12 RXFUL12 RXFUL12 RXFUL28	F13N wwn in hexa N C1CT Bit 11 RXFUL11 RXFUL27 RXOVF11	ASK<1:0> decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10	F12N N = 0 (F Bit 9 See RXFUL9 RXFUL25	ISK<1:0> OR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8	F11N PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6	RXFUL5 RXFUL21 RXOVF5	AND ds Bit 4 RXFUL4 RXFUL20	F9MS PIC33FJ Bit 3 RXFUL3 RXFUL3 RXFUL19 RXOVF3	BK<1:0> J64MC8 Bit 2 RXFUL2 RXFUL18 RXOVF2	F8MS 02/804) Bit 1 RXFUL1 RXFUL17	Bit 0 RXFUL0 RXFUL16 RXOVF0	000 Al Res 000 000
Legend:     -       File Name     /       C1RXFUL1     (1)       C1RXFUL2     (1)       C1RXOVF1     (1)       C1RXOVF2     (1)	- = unin 22:   Addr 0400- 041E 0420   0422   0428	RXFUL15 RXFUL31 RXOVF15	ASK<1:0> d, read as '0 <b>REGIS</b> Bit 14 RXFUL14 RXFUL14 RXFUL30 RXOVF14	F14M Reset va FER MA Bit 13 RXFUL13 RXFUL29 RXOVF13	ASK<1:0> lues are sho P WHEI Bit 12 RXFUL12 RXFUL12 RXFUL28 RXOVF12	F13N wwn in hexa N C1CT Bit 11 RXFUL11 RXFUL27 RXOVF11	ASK<1:0> decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10	F12N N = 0 (F Bit 9 See RXFUL9 RXFUL25 RXOVF9	ISK<1:0> FOR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8 RXOVF24	F11N PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6	RXFUL5 RXFUL21 RXOVF5	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4	F9MS PIC33FJ Bit 3 RXFUL3 RXFUL3 RXFUL19 RXOVF3	BK<1:0> J64MC8 Bit 2 RXFUL2 RXFUL18 RXOVF2	F8MS           02/804)           Bit 1           RXFUL1           RXFUL17           RXOVF1           RXOVF17	Bit 0 RXFUL0 RXFUL16 RXOVF0	000 Al Res 000 000
Legend:     -       File Name     -       File Name     -       C1RXFUL1     -       C1RXFUL2     -       C1RXOVF1     -       C1RXOVF2     -       C1RTO1CON     -	- = unin 22:   Addr 0400- 041E 0420   0422   0428   0428   042A	RXFUL15 RXFUL31 RXOVF15 RXOVF31	ASK<1:0> d, read as '0 <b>REGIS</b> Bit 14 RXFUL14 RXFUL30 RXOVF14 RXOVF30	F14M F14M FER MA Bit 13 RXFUL13 RXFUL29 RXOVF13 RXOVF29	ASK<1:0> lues are sho P WHEI Bit 12 RXFUL12 RXFUL28 RXOVF12 RXOVF28	F13M wwn in hexa N C1CT Bit 11 RXFUL11 RXFUL27 RXOVF11 RXOVF27	ASK<1:0> decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10 RXOVF26	F12N N = 0 (F Bit 9 RXFUL9 RXFUL25 RXOVF9 RXOVF25 TX1PF	ISK<1:0> FOR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8 RXOVF24	F11N PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7 RXOVF23	ISK<1:0> I28MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6 RXOVF22	RXFUL5 RXFUL21 RXOVF5 RXOVF21	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4 RXOVF20	F9MS PIC33FJ Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19	Bit 2 RXFUL2 RXFUL18 RXOVF2 RXOVF18	F8MS 02/804) Bit 1 RXFUL1 RXFUL17 RXOVF17 TX0PF	Bit 0 RXFUL0 RXFUL16 RXOVF0 RXOVF16	0000 Al Res 0000 0000 0000
Legend:     -       File Name     -       File Name     -       C1RXFUL1     -       C1RXFUL2     -       C1RXOVF1     -       C1RXOVF2     -	- = unin 22:   Addr 0400- 041E 0420   0422   0428   0428   0428   0420	RXFUL15 RXFUL15 RXFUL31 RXOVF15 RXOVF31 TXEN1	ASK<1:0> d, read as '0 Bit 14 RXFUL14 RXFUL30 RXOVF14 RXOVF30 TXABT1	F14M F14M Bit 13 RXFUL13 RXFUL29 RXOVF13 RXOVF29 TXLARB1	ASK<1:0> lues are sho P WHEI Bit 12 RXFUL12 RXFUL28 RXOVF12 RXOVF28 TXERR1	F13N wwn in hexa N C1CTI Bit 11 RXFUL11 RXFUL27 RXOVF11 RXOVF27 TXREQ1	ASK<1:0> decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10 RXOVF26 RTREN1	F12N N = 0 (F Bit 9 RXFUL9 RXFUL25 RXOVF25 TX1PF TX3PF	SK<1:0> OR dsF Bit 8 definition RXFUL8 RXFUL24 RXOVF8 RXOVF24 RXOVF24	F11N PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7 RXOVF23 TXEN0	ISK<1:0> I28MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6 RXOVF22 TXABT0	RXFUL5 RXFUL21 RXOVF5 RXOVF21 TXLARB0	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4 RXOVF20 TXERR0	F9MS PIC33FJ Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19 TXREQ0	BK<1:0> J64MC8 Bit 2 RXFUL2 RXFUL18 RXOVF18 RXOVF18 RTREN0	F8MS 02/804) Bit 1 RXFUL1 RXFUL17 RXOVF17 TX0PF TX2PF	Bit 0 RXFUL0 RXFUL16 RXOVF16 RXOVF16 RXOVF16	000 A Res 000 000 000 000
Legend:     -       File Name     -       File Name     -       C1RXFUL1     -       C1RXFUL2     -       C1RXOVF1     -       C1RXOVF2     -       C1TR01CON     -       C1TR23CON     -       C1TR45CON     -	= unin           22:         I           Addr         0400- 041E           04200         I           04220         I           04220         I           04220         I           04220         I           04220         I           04220         I           0423         I           0430         0432	Bit 15 Bit 15 RXFUL15 RXFUL31 RXOVF15 RXOVF31 TXEN1 TXEN3	ASK<1:0> d, read as '0 Bit 14 RXFUL14 RXFUL30 RXOVF14 RXOVF30 TXABT1 TXABT3	F14M Reset va FER MA Bit 13 RXFUL13 RXFUL29 RXOVF13 RXOVF29 TXLARB1 TXLARB3	ASK<1:0> lues are sho <b>P WHEI</b> Bit 12 RXFUL12 RXFUL28 RXOVF12 RXOVF28 TXERR1 TXERR3	F13N wwn in hexa N C1CT Bit 11 RXFUL11 RXFUL27 RXOVF11 RXOVF27 TXREQ1 TXREQ3	ASK<1:0> decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10 RXOVF26 RTREN1 RTREN3	F12N N = 0 (F Bit 9 RXFUL9 RXFUL25 RXOVF9 RXOVF25 TX1PF TX3PF TX5PF	SCR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8 RXOVF24 RXOVF24 RXOVF24 RXOVF24 RXOVF24	F11N PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7 RXOVF23 TXEN0 TXEN2	ISK<1:0> I28MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6 RXOVF22 TXABT0 TXABT2	RXFUL5 RXFUL21 RXOVF21 TXLARB0 TXLARB2	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF20 TXERR0 TXERR2	F9MS PIC33FJ Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19 TXREQ0 TXREQ2	BK<1:0> J64MC8 Bit 2 RXFUL2 RXFUL18 RXOVF18 RXOVF18 RTREN0 RTREN2	F8MS 02/804) Bit 1 RXFUL1 RXFUL17 RXOVF1 RXOVF17 TX0PF TX2PF TX4PF	Bit 0           RXFUL0           RXFUL16           RXOVF16           RI<1:0>           RI<1:0>	000 A Res 000 000 000 000 000 000
Legend: - File Name File Name C1RXFUL1 C1RXFUL2 C1RXOVF1 C1RXOVF2 C1TR01CON C1TR23CON C1TR45CON C1TR67CON	= unin           2:         I           Addr         0400-           041E         0420           0422         I           0422         I           0428         I           0420         I           0422         I           0423         I           0430         0432           0434         I	Bit 15 Bit 15 RXFUL15 RXFUL31 RXOVF15 RXOVF31 TXEN1 TXEN3 TXEN5	ASK<1:0> d, read as '0 <b>REGIS</b> Bit 14 RXFUL14 RXFUL30 RXOVF14 RXOVF30 TXABT1 TXABT3 TXABT5	F14M F14M Reset va FER MA Bit 13 RXFUL13 RXFUL29 RXOVF13 RXOVF29 TXLARB1 TXLARB3 TXLARB5	ASK<1:0> lues are sho <b>P WHEI</b> Bit 12 RXFUL12 RXFUL28 RXOVF12 RXOVF12 RXOVF28 TXERR1 TXERR3 TXERR5	F13M wm in hexa N C1CT Bit 11 RXFUL11 RXFUL27 RXOVF11 RXOVF27 TXREQ1 TXREQ3 TXREQ5	ASK<1:0> decimal. RL1.WII Bit 10 RXFUL10 RXFUL26 RXOVF10 RXOVF26 RTREN1 RTREN3 RTREN5	F12N N = 0 (F Bit 9 RXFUL9 RXFUL25 RXOVF9 RXOVF25 TX1PF TX3PF TX5PF	ASK<1:0> OR dsF Bit 8 e definition RXFUL8 RXFUL24 RXOVF8 RXOVF24 RX	F11N PIC33FJ Bit 7 when WIN RXFUL7 RXFUL23 RXOVF7 RXOVF23 TXEN0 TXEN2 TXEN4 TXEN6	128MC8 Bit 6 = x RXFUL6 RXFUL22 RXOVF6 RXOVF22 TXABT0 TXABT2 TXABT4	RXFUL5 RXFUL5 RXFUL21 RXOVF5 RXOVF21 TXLARB0 TXLARB4	AND ds Bit 4 RXFUL4 RXFUL20 RXOVF4 RXOVF20 TXERR0 TXERR2 TXERR4	F9MS Bit 3 RXFUL3 RXFUL19 RXOVF3 RXOVF19 TXREQ0 TXREQ2 TXREQ4	Bit 2 RXFUL2 RXFUL2 RXFUL18 RXOVF2 RXOVF18 RTREN0 RTREN2 RTREN4	F8MS 02/804) Bit 1 RXFUL1 RXFUL17 RXOVF1 RXOVF17 TX0PF TX2PF TX4PF	Bit 0           RXFUL0           RXFUL16           RXOVF16           RXOVF16           RI<1:0>           RI<1:0>           RI<1:0>	000 <b>A</b> <b>Res</b> 000 000 000 000 000 000 000 0

DS70291G-page 54

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See defini	tion when V	VIN = x	•				-		
C1BUFPNT1	0420		F3BF	P<3:0>			F2BF	P<3:0>			F1BP	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BF	P<3:0>			F6BF	P<3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11B	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15BI	P<3:0>			F14B	P<3:0>			F13BF	P<3:0>			F12BF	°<3:0>		0000
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	XXXX
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>				XXXX
C1RXM1SID	0434				SID<	10:3>					SID<2:0>		—	MIDE		EID<	17:16>	XXXX
C1RXM1EID	0436				EID<	15:8>							EID<	7:0>				XXXX
C1RXM2SID										SID<2:0>		_	MIDE		EID<	17:16>	XXXX	
C1RXM2EID	EID 043A EID<15:8>											EID<	7:0>				XXXX	
C1RXF0SID	0 0440 SID<10:3>									SID<2:0>		_	EXIDE		EID<	17:16>	XXXX	
C1RXF0EID	0442				EID<	15:8>							EID<	7:0>				XXXX
C1RXF1SID	0444				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	XXXX
C1RXF1EID	0446				EID<	15:8>							EID<	7:0>				XXXX
C1RXF2SID	0448				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF2EID	044A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF3SID	044C				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF3EID	044E				EID<	15:8>							EID<	7:0>		-		xxxx
C1RXF4SID	0450				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF4EID	0452				EID<	15:8>							EID<	7:0>		-		xxxx
C1RXF5SID	0454				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF5EID	0456				EID<	15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	XXXX
C1RXF6EID	045A				EID<	15:8>							EID<	7:0>		•		XXXX
C1RXF7SID	045C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF7EID	045E				EID<	15:8>							EID<	7:0>		•		XXXX
C1RXF8SID	0460				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	XXXX
C1RXF8EID													EID<	7:0>				XXXX
C1RXF9SID	E9SID         0464         SID<10:3>										SID<2:0>		—	EXIDE	_	EID<	17:16>	XXXX
C1RXF9EID												EID<	7:0>		-		XXXX	
C1RXF10SID										SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX	
C1RXF10EID	046A				EID<	15:8>							EID<	7:0>				XXXX
C1RXF11SID	046C				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<	17:16>	XXXX

#### TABLE 4-23: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804)

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

# TABLE 4-23: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804) (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11EID	046E				EID<	15:8>							EID<	7:0>				XXXX
C1RXF12SID	0470		SID<10:3>								SID<2:0>		—	EXIDE	—	EID<1	7:16>	XXXX
C1RXF12EID	0472				EID<	15:8>							EID<	7:0>				XXXX
C1RXF13SID	0474				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	XXXX
C1RXF13EID	0476				EID<	15:8>							EID<	7:0>				XXXX
C1RXF14SID	0478				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	XXXX
C1RXF14EID	047A				EID<	15:8>							EID<	7:0>				XXXX
C1RXF15SID	047C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	XXXX
C1RXF15EID	047E				EID<	15:8>							EID<	7:0>				XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TADLE 4	-2-4.				IN SELEC																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
RPINR0	0680	_	_				INT1R<4:0>			_		—	_	_	_	_	_	1F00			
RPINR1	0682	_		_		_	_	_	_	_		_			INT2R<4:0	>		001F			
RPINR3	0686	_		_			T3CKR<4:0>				_	_			T2CKR<4:0	>		1F1F			
RPINR4	0688	_		_			T5CKR<4:0>					_			T4CKR<4:0	>		1F1F			
RPINR7	068E	_		_			IC2R<4:0>			_	_	-			IC1R<4:0>			1F1F			
RPINR10	0694	_		_			IC8R<4:0>														
RPINR11	0696	_		_		_	_	_	_	_	_	_		IC7R<4:0>							
RPINR12	0698	_		_	-	_	_	_	_	_	_	-			001F						
RPINR13	069A	-	_	_	_	_	_	_	_	_		_		OCFAR<4:0> FLTA1R<4:0>							
RPINR14	069C	_		_	-         -         -         -         -         -         FLTA1R<4:0>           -         -         -         -         -         -         -         FLTA1R<4:0>										1F1F						
RPINR15	069E	_		_		—	_	_	_	_		_			INDX1R<4:0	)>		001F			
RPINR16	06A0	_		_			QEB2R<4:0>			_	_	-			QEA2R<4:0	>		1F1F			
RPINR17	06A2	_		_		—	_	_	_	_		_			INDX2R<4:0	)>		001F			
RPINR18	06A4	_		_			U1CTSR<4:0	>		_	_	-			U1RXR<4:0	>		1F1F			
RPINR19	06A6	_		_			U2CTSR<4:0	>				_			U2RXR<4:0	>		1F1F			
RPINR20	06A8	_		_			SCK1R<4:0>			_	_	_			SDI1R<4:0	>		1F1F			
RPINR21	06AA	_		_	_	_		_	_	_	_	_		SS1R<4:0>							
RPINR22	06AC	_	_	_			SCK2R<4:0>	•		_	_	_		SDI2R<4:0>							
RPINR23	06AE	-	_	_	_	_	_	_	_	_	-	_		SS2R<4:0>							
RPINR26 <sup>(1)</sup>	06B4	_	_	_	_	_	_	_	_	_	_	_			C1RXR<4:0	>		001F			

# TABLE 4-24: PERIPHERAL PIN SELECT INPUT REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is present in dsPIC33FJ128MC802/804 and dsPIC33FJ64MC802/804 devices only.

# TABLE 4-25: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	_			RP1R<4:0>	>		—	—	_			RP0R<4:0>			0000
RPOR1	06C2		_	_			RP3R<4:0>	>		_	_	_			RP2R<4:0>			0000
RPOR2	06C4	_	_	_			RP5R<4:0>	>		_	_	_			RP4R<4:0>			0000
RPOR3	06C6		_				RP7R<4:0>	>		—	—	—			RP6R<4:0>			0000
RPOR4	06C8		_	_			RP9R<4:0>	>		_	_	_			RP8R<4:0>			0000
RPOR5	06CA		_	_			RP11R<4:0	>		_	_	_			RP10R<4:0>			0000
RPOR6	06CC	_	_	_			RP13R<4:0	>		_	_	_			RP12R<4:0>			0000
RPOR7	06CE	-	_	_			RP15R<4:0	>		_	_	_			RP14R<4:0>			0000

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'.

# TABLE 4-26: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AND dsPIC33FJ32MC304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	-	_	_			RP1R<4:0	•		_	—	_			RP0R<4:0>			0000
RPOR1	06C2	-	_	_			RP3R<4:0	•		_	—	_			RP2R<4:0>			0000
RPOR2	06C4	_	_	_		RP5R<4:0>           RP4R<4:0>           RP7R<4:0>           RP6R<4:0>							0000					
RPOR3	06C6	_	_	_										0000				
RPOR4	06C8	_	_				RP9R<4:0>	•		_	_				RP8R<4:0>			0000
RPOR5	06CA	_	_				RP11R<4:0	>		_	_				RP10R<4:0>	•		0000
RPOR6	06CC	_	_				RP13R<4:0	>		_	_				RP12R<4:0>	•		0000
RPOR7	06CE	_	_				RP15R<4:0	>		_	_				RP14R<4:0>	•		0000
RPOR8	06D0	_	_				RP17R<4:0	>		_	_				RP16R<4:0>	•		0000
RPOR9	06D2	_	_				RP19R<4:0	>		_	_				RP18R<4:0>	•		0000
RPOR10	06D4	_					RP21R<4:0	>		_	_				RP20R<4:0>			0000
RPOR11	06D6	_	_	_											0000			
RPOR12	06D8		_	_			RP25R<4:0	>		_	—	_			RP24R<4:0>	•		0000

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'.

# TABLE 4-27: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	—	PSIDL	ADRMU	IX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	—	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>	WAITE	3<1:0>		WAITM	/<3:0>		WAITE	E<1:0>	0000
PMADDR	0604	ADDR15	CS1		ADDR<13:0>													0000
PMDOUT1					Parallel Port Data Out Register 1 (Buffers 0 and 1)													
PMDOUT2	0606						Pa	rallel Port D	ata Out Re	gister 2 (But	ffers 2 and	3)						0000
PMDIN1	0608						Pa	arallel Port I	Data In Reg	ister 1 (Buff	ers 0 and 1	)						0000
PMPDIN2	060A						Pa	arallel Port I	Data In Reg	ister 2 (Buff	ers 2 and 3	)						0000
PMAEN	060C	_	PTEN14	_	_	_	_	_	_	_	_	_	_	_	_	PTEN	<1:0>	0000
PMSTAT	060E	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	-	_	OB3E	OB2E	OB1E	OB0E	008F

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-28: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AND dsPIC33FJ32MC304

							1											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	—	PSIDL	ADRMU	JX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	—	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	=<1:0>	WAITE	3<1:0>		WAITM	/<3:0>		WAITE	=<1:0>	0000
PMADDR	0604	ADDR15	CS1															0000
PMDOUT1																		0000
PMDOUT2	0606						Pa	rallel Port D	ata Out Reg	ister 2 (Bu	ffers 2 and	3)						0000
PMDIN1	0608						Pa	arallel Port I	Data In Regi	ster 1 (Buff	ers 0 and 1	)						0000
PMPDIN2	060A						Pa	arallel Port I	Data In Regi	ster 2 (Buff	ers 2 and 3	5)						0000
PMAEN	060C	_	PTEN14	—	_						I	PTEN<10:0	>					0000
PMSTAT	060E	IBF	IBOV	_	—	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	—	_	OB3E	OB2E	OB1E	OB0E	008F

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## TABLE 4-29: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm Valu	ie Register \	Vindow base	d on APT	[R<1:0>							XXXX
ALCFGRPT	0622	ALRMEN	CHIME		AMASK	<3:0>		ALRMP <sup>*</sup>	TR<1:0>				A	RPT<7:0>				0000
RTCVAL	0624						RTCC Value	Register W	indow based	on RTCF	PTR<1:0>							XXXX
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPT	R<1:0>				C	AL<7:0>				0000
PADCFG1	02FC	—	_	—	_	_	_	_	_	_	_	_	_	_	—	RTSECSEL	PMPTTL	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-30: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
CRCCON	0640	—	-	CSIDL		WORD<4:0>         CRCFUL         CRCMPT         —         CRCGO         PLEN<3:0>													
CRCXOR	0642								X<1	5:0>								0000	
CRCDAT	0644							C	CRC Data Ir	nput Registe	er							0000	
CRCWDAT	0646								CRC Resu	ult Register								0000	

Legend: — = unimplemented, read as '0'.

## TABLE 4-31: DUAL COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMCON	0630	CMIDL	_	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C1OUTEN	C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
CVRCON	0632	_	_	—	_	_	_	-	—	CVREN	CVROE	CVRR	CVRSS		CVR	<3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-32: PORTA REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0		_	-	-	—	—	—	—	—	—	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	_	_	_	_	—	—	_	-	_	—	—	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	_	_	—	_	—	—	—	—	_	—	—	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	_	—	-	_	—	—	_	—	_	—	—	_	—	-	_	—	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2007-2012 Microchip Technology Inc.

#### TABLE 4-33: PORTA REGISTER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AND dsPIC33FJ32MC304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	_		_	_	TRISA10	TRISA9	TRISA8	TRISA7		_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	-	-	_	_	_	RA10	RA9	RA8	RA7	_	_	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	-	-	_	_	_	LATA10	LATA9	LATA8	LATA7	_	_	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	—	_	_	_	_	ODCA10	ODCA9	ODCA8	ODCA7	-	_	_	-	_	_	_	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

#### TABLE 4-34: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB	02CE	_	—	_	—	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	_	_	_	_	_	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

#### **TABLE 4-35:** PORTC REGISTER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AND dsPIC33FJ32MC304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0	—	_	—	_	—	—	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF
PORTC	02D2	_	_	_	_	_	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX
LATC	02D4	_	_	_	_	_	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX
ODCC	02D6	_	_	_	_	_	_	ODCC9	ODCC8	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-36: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	—	—	—	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	<sub>XXXX</sub> (1)
OSCCON	0742	—		COSC<2:	0>	—	N	OSC<2:0>		CLKLOCK	IOLOCK	LOCK	_	CF	_	LPOSCEN	OSWEN	<sub>0300</sub> (2)
CLKDIV	0744	ROI		DOZE<2:	0>	DOZEN	FR	CDIV<2:0	>	PLLPOS	ST<1:0>	_		F	PLLPRE<4	4:0>		3040
PLLFBD	0746	_	_		_	_	_	_				P	LLDIV<8:0	>				0030
OSCTUN	0748	_	_		_	_	_	_	_	_	_			TUN	<5:0>			0000
ACLKCON	074A	_	—	SELACLK	AOSCMD	<1:0>	APS	TSCLR<2	:0>	ASRCSEL		_	—	—		_		0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note The RCON register Reset values are dependent on the type of Reset. 1:

2: The OSCCON register Reset values are dependent on the FOSC Configuration bits and the type of Reset.

TABLE 4	-37:	SECUR		GISTER	MAP F	OR dsF	PIC33FJ	128MC	204/804	AND d	sPIC33F	J64MC2	204/804	ONLY				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
BSRAM	0750	_	_	—	_	—	_	_	_	_	_	—	—	_	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	_	_	_	_	_	_	_	_	—	_	_	_	_	IW_SSR	IR_SSR	RL_SSR	0000
Legend: TABLE 4			on Reset, - EGISTE		,													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	—	—	—	_	—	ERASE	—	—		NVM	OP<3:0>		0000
																		1

Legend: x = unknown value on Reset, — = unimplemented, read as '0'.

### TABLE 4-39: PMD REGISTER MAP

0766

NVMKEY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWM1MD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	_	—	_	_	IC2MD	IC1MD	_	—	—	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	_	CMPMD	RTCCMD	PMPMD	CRCMD	DAC1MD	QEI2MD	PWM2MD	_	_	_	_	0000

\_\_\_\_

NVMKEY<7:0>

Legend: x = unknown value on Reset, — = unimplemented, read as '0'.

0000

#### 4.4.1 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

**Note:** A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. The SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, the SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using the W15 as a source or destination pointer, the resulting address is compared with the value in the SPLIM register. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





## 4.4.2 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. The BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. The SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

# 4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-40 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

# 4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

# 4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2
where:

Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes listed above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

#### TABLE 4-40: FUNDAMENTAL ADDRESSING MODES SUPPORTED

#### 4.5.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than any other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes listed above. Individual instructions may support different subsets of these addressing modes.

#### 4.5.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressing	g mode i	s avai	lable only	for W9
	(in X space	e) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

## 4.5.5 OTHER INSTRUCTIONS

Apart from the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas, the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

# 4.6 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (because the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing as these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

## 4.6.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).

#### FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


## 4.6.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 15, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.



#### 4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed, but the contents of the register remain unchanged.

# 4.7 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Therefore, the only operand requiring reversal is the modifier.

# 4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- The BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is  $M = 2^N$  bytes, the last 'N' bits of the data buffer start address must be zeros.

The XB<14:0> bits is the Bit-Reversed Address modifier, or pivot point, which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.


Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: The Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing assumes priority when active for the X WAGU and X WAGU, Modulo Addressing is disabled. However, Modulo Addressing continues to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN bit (XBREV<15>), a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.





#### TABLE 4-41: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ad	dress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

# 4.8 Interfacing Program and Data Memory Spaces

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

## 4.8.1 ADDRESSING PROGRAM SPACE

As the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', the PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-42 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

<b>TABLE 4-42</b> :	PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>				
Instruction Access	User	0		PC<22:1>		0				
(Code Execution)			0xx xxxx xxxx xxxx xxxx xxx0							
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>						
(Byte/Word Read/Write)		0	XXX XXXX	XX XXXX XXXX						
	Configuration	TB	LPAG<7:0>	Data EA<15:0>						
		1	XXX XXXX	XXXX X	*** ****					
Program Space Visibility	User	0	PSVPAG<7	7:0> Data EA<14:0> <sup>(1)</sup>						
(Block Remap/Read)		0	XXXX XXXX	XXX XXXX XXXX XXXX						

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.



8 bits

I. Т

User/Configuration

Space Select

15 bits

Byte Select

Т

23 bits

#### DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

- Note 1: The Least Significant bit (LSb) of program space addresses is always fixed as '0' to maintain word alignment of data in the program and data spaces.
  - 2: Table operations are not required to be word aligned. Table read operations are permitted in the configuration memory space.

#### 4.8.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. The TBLRDL and TBLWTL access the space that contains the least significant data word. The TBLRDH and TBLWTH access the space that contains the upper data byte.


Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
- In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
  - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The phantom byte (D<15:8>), is always '0'.
  - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper phantom byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). The TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



#### FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

#### 4.8.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDH).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the  ${\tt REPEAT}$  loop allows the instruction using PSV to access data, to execute in a single cycle.

## FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION



NOTES:

# 5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of dsPIC33FJ32MC302/304, the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or rows of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or pages of 512 instructions (1536 bytes) at a time.


# 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. The TBLRDL and TBLWTL instructions can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. The TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





# 5.2 RTSP Operation

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 31-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

# 5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 31-12).

#### EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be  $\pm$ 5%. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

# EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$$

The maximum row write time is equal to Equation 5-3.

#### EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 \text{ms}$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

# 5.4 Control Registers

Two SFRs are used to read and write the program Flash memory:

- NVMCON: The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.
- NVMKEY: NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to Section 5.3 "Programming Operations" for further details.

# 5.5 Flash Programming Resources

Many useful resources related to Flash programming are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

## 5.5.1 KEY RESOURCES

- Section 5. "Flash Programming" (DS70191)
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 5.6 Flash Memory Control Registers

#### R/SO-0<sup>(1)</sup> R/W-0<sup>(1)</sup> R/W-0<sup>(1)</sup> U-0 U-0 U-0 U-0 U-0 WR WREN WRERR \_\_\_\_ bit 15 bit 8 U-0 R/W-0<sup>(1)</sup> U-0 U-0 R/W-0<sup>(1)</sup> R/W-0<sup>(1)</sup> R/W-0<sup>(1)</sup> R/W-0<sup>(1)</sup> ERASE NVMOP<3:0>(2) bit 7 bit 0 Legend: SO = Satiable only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit 1 = Perform the erase operation specified by the NVMOP<3:0> bits on the next WR command 0 = Perform the program operation specified by the NVMOP<3:0> bits on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits<sup>(2)</sup> If ERASE = 1: 1111 = Memory bulk erase operation 1110 = Reserved 1101 = Erase General Segment 1100 = Erase Secure Segment 1011 = Reserved 0011 = No operation 0010 = Memory page erase operation 0001 = No operation 0000 = Erase a single Configuration register byte If ERASE = 0: 1111 = No operation 1110 = Reserved 1101 = No operation 1100 = No operation 1011 = Reserved 0011 = Memory word program operation 0010 = No operation 0001 = Memory row program operation 0000 = Program a single Configuration register byte Note 1: These bits can only be reset on POR.

# REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

<b>REGISTER 5-2</b>	2: NVMI	KEY: NONVOLA	ATILE ME	MORY KEY RI	EGISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVM	(EY<7:0>			
bit 7							bit 0
Legend:							
-							
R = Readable b	It	W = Writable b	It	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at PC	)R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

#### 5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to <sup>(0010)</sup> to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - c) Write 0x55 to NVMKEY.
  - d) Write 0xAA to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 0x55 to NVMKEY.
  - c) Write 0xAA to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

# EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL WO, [WO]	; Set base address of erase block
DISI #5	; Block all interrupts with priority < 7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

#### EXAMPLE 5-2: LOADING THE WRITE BUFFERS

; Set up NVMCON for row programming oper	ations
MOV #0x4001, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Set up a pointer to the first program	memory location to be written
; program memory selected, and writes en	abled
MOV #0x0000, W0	;
	; Initialize PM Page Boundary SFR
MOV #0x6000, W0	; An example program memory address
; Perform the TBLWT instructions to writ	e the latches
; Oth_program_word	
MOV #LOW_WORD_0, W2	;
MOV #HIGH_BYTE_0, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 1st_program_word	
MOV #LOW_WORD_1, W2	;
MOV #HIGH_BYTE_1, W3	;
	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 2nd_program_word	
MOV #LOW_WORD_2, W2	;
MOV #HIGH_BYTE_2, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
•	
•	
•	
; 63rd_program_word	
MOV #LOW_WORD_31, W2	;
MOV #HIGH_BYTE_31, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch

#### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority < $7$
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

# 6.0 RESETS

- **Note 1:** This data sheet summarizes the features the dsPIC33FJ32MC302/304, of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset <u>sources</u> and controls the device Master Reset Signal, <u>SYSRST</u>. The following is a list of device Reset sources:

- POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
  - Illegal Opcode Reset
  - Uninitialized W Register Reset
- Security Reset

#### FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" in this data sheet for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during the code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



# 6.1 Resets Resources

Many useful resources related to Resets are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

# 6.1.1 KEY RESOURCES

- Section 8. "Reset" (DS70192)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 6.2 Reset Control Registers

bit 15 R/W-0 EXTR bit 7 Legend: R = Readable bit -n = Value at POR bit 15 TR 0 = bit 14 1 = 0 = bit 13-10 bit 9 CM 1 = 0 = bit 13-10 bit 9 CM 1 = 0 = bit 13-10 bit 9 CM 1 = 0 = bit 3 CM 1 = 0 = bit 13-10 bit 9 CM 1 = 0 = bit 3-10 bit 9 CM 1 = 0 = bit 3 CM 1 = 0 = bit 3 CM 1 = 0 = bit 4 CM 1 = 0 = bit 13-10 CM 1 = 0 = bit 3 CM 1 = 0 = bit 4 CM 1 = 0 = bit 4 CM 1 = 0 = bit 5 CM 1 = 0 = bit 6 SM CM CM CM CM CM CM CM	APR: Trap A Trap Co A Trap Co PUWR: Ille An illega Address An illega Mimplemen Configur A configu Configur A configu	Pointer caused I opcode or unin ted: Read as '( ration Mismatch ration mismatch ration mismatch	s occurred ls not occurre Uninitialized ction, an ille a Reset nitialized W F o' Flag bit h Reset has o	'0' = Bit is cle ed W Access Res gal address m Reset has not c	et Flag bit ode or uninitial	x = Bit is unki					
R/W-0         EXTR         bit 7         Legend:         R = Readable bit         -n = Value at POR         bit 15       TR         0 =         bit 14       IOI         1 =       0 =         bit 13-10       Un         bit 9       CN         1 =       0 =         bit 8       VR         1 =       0 =         bit 7       EX         0 =       0 =         bit 6       SV	SWR SWR APR: Trap A Trap Co A Trap Co PUWR: Ille A ddress An illega Address An illega Mimplemen Configur A configu A configu	SWDTEN <sup>(2)</sup> W = Writable I '1' = Bit is set D Reset Flag bit onflict Reset ha onflict Reset as '0' ration Mismatch ration mismatch ration mismatch	WDTO bit s occurred s not occurre Uninitialized ction, an ille a Reset nitialized W F o' a Flag bit h Reset has o	SLEEP U = Unimple '0' = Bit is cle ed W Access Res gal address m Reset has not c	IDLE mented bit, read eared et Flag bit iode or uninitial	BOR d as '0' x = Bit is unki	R/W-1 POR bit 0				
EXTR         bit 7         Legend:         R = Readable bit         -n = Value at POR         bit 15       TR         1         0         bit 15       TR         0       0         bit 14       IOI         1       0         bit 13-10       Un         bit 9       CN         0       0         bit 8       VR         1       0         bit 7       EX         0       0         bit 7       EX         0       0         bit 6       SV	SWR SWR APR: Trap A Trap Co A Trap Co PUWR: Ille A ddress An illega Address An illega Mimplemen Configur A configu A configu	SWDTEN <sup>(2)</sup> W = Writable I '1' = Bit is set D Reset Flag bit onflict Reset ha onflict Reset as '0' ration Mismatch ration mismatch ration mismatch	WDTO bit s occurred s not occurre Uninitialized ction, an ille a Reset nitialized W F o' a Flag bit h Reset has o	SLEEP U = Unimple '0' = Bit is cle ed W Access Res gal address m Reset has not c	IDLE mented bit, read eared et Flag bit iode or uninitial	BOR d as '0' x = Bit is unki	POR bit (				
EXTR         bit 7         Legend:         R = Readable bit         -n = Value at POR         bit 15       TR         1 =         0 =         bit 14       IOI         1 =       0 =         bit 13-10       Un         bit 9       CN         1 =       0 =         bit 7       EX         0 =       0 =         bit 8       VR         1 =       0 =         bit 7       EX         0 =       0 =         bit 7       EX         0 =       0 =         bit 7       EX         0 =       0 =         bit 6       SV	SWR SWR APR: Trap A Trap Co A Trap Co PUWR: Ille A ddress An illega Address An illega Mimplemen Configur A configu A configu	SWDTEN <sup>(2)</sup> W = Writable I '1' = Bit is set D Reset Flag bit onflict Reset ha onflict Reset as '0' ration Mismatch ration mismatch ration mismatch	WDTO bit s occurred s not occurre Uninitialized ction, an ille a Reset nitialized W F o' a Flag bit h Reset has o	SLEEP U = Unimple '0' = Bit is cle ed W Access Res gal address m Reset has not c	IDLE mented bit, read eared et Flag bit iode or uninitial	BOR d as '0' x = Bit is unki	POR bit C				
bit 7 Legend: R = Readable bit -n = Value at POR bit 15 TR 1 = 0 = bit 14 101 1 = 0 = bit 13-10 Un bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	APR: Trap A Trap Co A Trap Co PUWR: Ille An illega Address An illega implemen I: Configur A configu A configu	W = Writable I '1' = Bit is set D Reset Flag bit poflict Reset ha poflict Reset ha cal opcode or al opcode detect Pointer caused I opcode or unit nted: Read as '0' ration Mismatch ration mismatch ration mismatch	bit s occurred s not occurre Uninitialized ction, an ille a Reset nitialized W F	U = Unimple '0' = Bit is cle ed W Access Res gal address m Reset has not c	mented bit, read eared et Flag bit ode or uninitial	d as '0' x = Bit is unkr	nown				
Legend: R = Readable bit -n = Value at POR bit 15 TR 1 = 0 = bit 14 IOI 1 = 0 = bit 13-10 UR bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	APR: Trap A Trap Co A Trap Co PUWR: Ille An illega Address An illega Mimplemen Configur A configu Configur A configu	'1' = Bit is set P Reset Flag bit ponflict Reset ha ponflict Reset ha ponflict Reset ha ponde detect Pointer caused I opcode or unit pred: Read as '0' ration Mismatch ration mismatch ration mismatch	s occurred ls not occurre Uninitialized ction, an ille a Reset nitialized W F o' Flag bit h Reset has o	'0' = Bit is cle ed W Access Res gal address m Reset has not c	eared et Flag bit ode or uninitial	x = Bit is unki	nown				
R = Readable bit         -n = Value at POR         bit 15       TR         1 =         0 =         bit 14       IOI         1 =       0 =         bit 13-10       Un         bit 9       CN         1 =       0 =         bit 7       EX         0 =       0 =         bit 7       EX         0 =       0 =         bit 6       SV	APR: Trap A Trap Co A Trap Co PUWR: Ille An illega Address An illega Mimplemen Configur A configu Configur A configu	'1' = Bit is set P Reset Flag bit ponflict Reset ha ponflict Reset ha ponflict Reset ha ponde detect Pointer caused I opcode or unit pred: Read as '0' ration Mismatch ration mismatch ration mismatch	s occurred ls not occurre Uninitialized ction, an ille a Reset nitialized W F o' Flag bit h Reset has o	'0' = Bit is cle ed W Access Res gal address m Reset has not c	eared et Flag bit ode or uninitial	x = Bit is unki					
-n = Value at POR bit 15 TR 1 = 0 = bit 14 IOI 1 = 0 = bit 13-10 Un bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	APR: Trap A Trap Co A Trap Co PUWR: Ille An illega Address An illega Mimplemen Configur A configu Configur A configu	'1' = Bit is set P Reset Flag bit ponflict Reset ha ponflict Reset ha ponflict Reset ha ponde detect Pointer caused I opcode or unit pred: Read as '0' ration Mismatch ration mismatch ration mismatch	s occurred ls not occurre Uninitialized ction, an ille a Reset nitialized W F o' Flag bit h Reset has o	'0' = Bit is cle ed W Access Res gal address m Reset has not c	eared et Flag bit ode or uninitial	x = Bit is unki					
bit 15 TR 1 = 0 = bit 14 IOI 1 = 0 = bit 13-10 Un bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	APR: Trap A Trap Co A Trap Co PUWR: Ille An illega Address An illega Mimplemen Configur A configu Configur A configu	<ul> <li>Reset Flag bit</li> <li>onflict Reset ha</li> <li>onflict Reset ha</li> <li>ogal Opcode or</li> <li>al opcode detect</li> <li>Pointer caused</li> <li>I opcode or unin</li> <li>opcode or unin</li> <li>ted: Read as '(cration Mismatch</li> <li>ration mismatch</li> <li>ration mismatch</li> </ul>	s occurred s not occurre Uninitialized ction, an ille a Reset nitialized W F o' Flag bit h Reset has o	ed W Access Res gal address m Reset has not c occurred	et Flag bit ode or uninitial						
$ \begin{array}{c} 1 = \\ 0 = \\ 0 = \\ 0 = \\ 1 = \\ 0 = $	A Trap Co A Trap Co PUWR: Ille An illega Address An illega Address An illega Configur A configu Configur A configu	onflict Reset ha onflict Reset ha egal Opcode or al opcode detect Pointer caused I opcode or unit <b>nted:</b> Read as '( ration Mismatch ration mismatch ration mismatch	s occurred s not occurre Uninitialized ction, an ille a Reset nitialized W F o' Flag bit h Reset has o	W Access Res gal address m Reset has not c occurred	ode or uninitial	ized W registe	er used as ar				
1 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	A Trap Co A Trap Co PUWR: Ille An illega Address An illega Address An illega Configur A configu Configur A configu	onflict Reset ha onflict Reset ha egal Opcode or al opcode detect Pointer caused I opcode or unit <b>nted:</b> Read as '( ration Mismatch ration mismatch ration mismatch	s occurred s not occurre Uninitialized ction, an ille a Reset nitialized W F o' Flag bit h Reset has o	W Access Res gal address m Reset has not c occurred	ode or uninitial	ized W registe	er used as an				
0 = bit 14 IOI 1 = 0 = bit 13-10 Un bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 0 = bit 6 SV	<ul> <li>A Trap Co</li> <li>PUWR: Ille</li> <li>An illega</li> <li>Address</li> <li>An illega</li> <li>implement</li> <li>Configure</li> <li>A configure</li> <li>A configure</li> <li>A configure</li> <li>Configure</li> <li>Configure</li> <li>Configure</li> <li>Configure</li> <li>Configure</li> <li>A configure</li> <li>Configure</li> &lt;</ul>	enflict Reset ha egal Opcode or al opcode detect Pointer caused I opcode or unin ated: Read as '( ration Mismatch ration mismatch ration mismatch	s not occurre Uninitialized ction, an ille a Reset nitialized W F o' h Flag bit h Reset has a	W Access Res gal address m Reset has not c occurred	ode or uninitial	ized W registe	er used as ar				
bit 14 IOI 1 = 0 = bit 13-10 Un bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	PUWR: Ille An illega Address An illega implemen I: Configur A configu Configur A configu	egal Opcode or al opcode detect Pointer caused I opcode or unin ated: Read as '( ration Mismatch ration mismatch ration mismatch	Uninitialized ction, an ille a Reset nitialized W F o' a Flag bit h Reset has a	W Access Res gal address m Reset has not c occurred	ode or uninitial	ized W registe	er used as ar				
1 = 0 = bit 13-10 Un bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	An illega Address An illega An illega An illega An An A	al opcode detect Pointer caused I opcode or unin <b>ited:</b> Read as '( ration Mismatch ration mismatch ration mismatch	ction, an ille l a Reset nitialized W F D' n Flag bit h Reset has d	gal address m Reset has not c occurred	ode or uninitial	ized W registe	er used as ar				
0 = bit 13-10 Un bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	Address An illega An illega An implemen Configur A configu Configu Configu	Pointer caused I opcode or unin ted: Read as '( ration Mismatch ration mismatch ration mismatch	l a Reset nitialized W F o' h Flag bit h Reset has o	Reset has not c		izeu w registe	er useu as ar				
bit 13-10 Un bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	An illega <b>implemen</b> Configur A configur A configur CEGS: Volta	l opcode or unit ated: Read as 'or ration Mismatch ration mismatch ration mismatch	nitialized W F o' h Flag bit h Reset has o	occurred	occurred						
bit 9 CN 1 = 0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	I: Configur A configu A configu EGS: Volta	ation Mismatch ration mismatch ration mismatch	n Flag bit h Reset has o								
1 = 0	A configu A configu REGS: Volta	ration mismatch ration mismatch	h Reset has								
0 = bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	A configu	ration mismatch									
bit 8 VR 1 = 0 = bit 7 EX 1 = 0 = bit 6 SV	REGS: Volta		h Reset has	NOI occurred			1 = A configuration mismatch Reset has occurred 0 = A configuration mismatch Reset has NOT occurred				
1 = 0 = bit 7 EX 1 = 0 = bit 6 SV		VREGS: Voltage Regulator Standby During Sleep bit									
0 = bit 7 EX 1 = 0 = bit 6 SV	1 = Voltage regulator is active during Sleep										
bit 7 EX 1 = 0 = bit 6 SV	<ul> <li>voltage regulator is active during Sleep</li> <li>Voltage regulator goes into Standby mode during Sleep</li> </ul>										
1 = 0 = bit 6 <b>SV</b>	EXTR: External Reset (MCLR) Pin bit										
0 = bit 6 <b>SV</b>		Clear (pin) Res	,	red							
		Clear (pin) Res									
1 =	SWR: Software Reset (Instruction) Flag bit										
	1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed										
	-										
	SWDTEN: Software Enable/Disable of WDT bit <sup>(2)</sup>										
	1 = WDT is enabled 0 = WDT is disabled										
	WDT0: Watchdog Timer Time-out Flag bit										
	1 = WDT time-out has occurred										
		e-out has not oc									
bit 3 SL	EEP: Wak	e-up from Slee	p Flag bit								
1 =	Device ha	as been in Slee	p mode								
	= Device ha	as not been in S	Sleep mode								
		up from Idle Fla	-								
		as in Idle mode as not in Idle m									

### REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

# **REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

- bit 1
   BOR: Brown-out Reset Flag bit

   1 = A Brown-out Reset has occurred

   0 = A Brown-out Reset has not occurred

   bit 0
   POR: Power-on Reset Flag bit

   1 = A Power-on Reset has occurred

   0 = A Power-on Reset has not occurred

   0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

# 6.3 System Reset

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC Configuration bits in the FOSC device Configuration register selects the device clock source.

A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The description of the sequence in which this occurs is shown in Figure 6-2.


Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd	—	—	Toscd
FRCPLL	Toscd	—	TLOCK	Toscd + Tlock
XT	Toscd	Tost	—	Toscd + Tost
HS	Toscd	Tost	—	Toscd + Tost
EC	_	_	—	—
XTPLL	Toscd	Тоѕт	ТLОСК	Toscd + Tost + Tlock
HSPLL	Toscd	Тоѕт	ТLОСК	Toscd + Tost + Tlock
ECPLL	_	_	TLOCK	TLOCK
Sosc	Toscd	Tost	—	Toscd + Tost
LPRC	Toscd	_	—	Toscd

#### TABLE 6-1: OSCILLATOR DELAY

**Note 1:** ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

**2:** TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

**3:** TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.



#### FIGURE 6-2: SYSTEM RESET TIMING

- **Note 1: POR:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.
  - **2: BOR:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.
  - **3: PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
  - 4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections are given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
  - **5:** When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
  - 6: The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM has elapsed.

Symbol	Parameter	Value
VPOR	POR threshold	1.8V nominal
TPOR	POR extension time	30 μs maximum
VBOR	BOR threshold	2.5V nominal
TBOR	BOR extension time	100 μs maximum
TPWRT	Programmable power-up time delay	0-128 ms nominal
TFSCM Fail-Safe Clock Monitor Delay		900 μs maximum

IABLE 6-2: USCILLATUR PARAMETERS	<b>TABLE 6-2:</b>	<b>OSCILLATOR PARAMETERS</b>
----------------------------------	-------------------	------------------------------

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise, the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters all within specification.

# 6.4 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 31.0 "Electrical Characteristics" for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

# 6.4.1 Brown-out Reset (BOR) and Power-up Timer (PWRT)


The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select bits (FPWRT<2:0>) in the POR Configuration register (FPOR<2:0>), which provides eight settings (from 0 ms to 128 ms). Refer to **Section 28.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point



#### **BROWN-OUT SITUATIONS** FIGURE 6-3:

#### 6.5 **External Reset (EXTR)**

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to Section 31.0 "Electrical Characteristics" for minimum pulse width specifications. The External Reset (MCLR) Pin bit (EXTR) in the Reset Control register (RCON<7>) is set to indicate the MCLR Reset.

#### EXTERNAL SUPERVISORY CIRCUIT 6.5.0.1

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

#### 6.5.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

#### 6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag bit (SWR) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

#### 6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to Section 28.4 "Watchdog Timer (WDT)" for more information on Watchdog Reset.

#### 6.8 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to Section 7.0 "Interrupt Controller" for more information on trap conflict Resets.

### 6.9 Configuration Mismatch Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag bit (CM) in the Reset Control register (RCON<9>) is set to indicate the configuration mismatch Reset. Refer to **Section 11.0 "I/O Ports"** for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

## 6.10 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- · Security Reset

**TABLE 6-3**:

The Illegal Opcode or Uninitialized W Access Reset Flag bit (IOPUWR) in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

#### 6.10.0.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

**RESET FLAG BIT OPERATION**<sup>(1)</sup>

each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

#### 6.10.0.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

### 6.10.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 28.8 "Code Protection and CodeGuard Security" for more information on Security Reset.

# 6.11 Using the RCON Status Bits

The user application can read the Reset Control register (RCON) after any device Reset to determine the cause of the reset.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the Reset flag bit operation.

Flag Bit	Set by:	Cleared by:	
TRAPR (RCON<15>)	Trap conflict event	POR, BOR	
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR, BOR	
CM (RCON<9>)	Configuration Mismatch	POR, BOR	
EXTR (RCON<7>)	MCLR Reset	POR	
SWR (RCON<6>)	RESET instruction	POR, BOR	
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR, BOR	
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR	
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR	
BOR (RCON<1>)	POR, BOR	-	
POR (RCON<0>)	POR	_	

**Note 1:** All Reset flag bits can be set or cleared by user software.

NOTES:

# 7.0 INTERRUPT CONTROLLER

- This data sheet summarizes the features Note 1: of dsPIC33FJ32MC302/304, the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 32. "Interrupts (Part III)" (DS70214) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

# 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices implement up to 53 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

#### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

# 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

## FIGURE 7-1: dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/ X04 INTERRUPT VECTOR TABLE

	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved	_	
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~	_	
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) <sup>(1)</sup>
>	Interrupt Vector 53	0x00007E	,
Duit	Interrupt Vector 54	0x000080	
Pric	~	_	
er	~	_	
Drd		0,000050	
Decreasing Natural Order Priority	Interrupt Vector 116 Interrupt Vector 117	0x0000FC 0x0000FE	
tura		0x0000FE	
Na	Reserved Reserved	0x000100	
Ð	Reserved	0000102	
asi	Oscillator Fail Trap Vector	-	
e ce	Address Error Trap Vector	_	
Ō	Stack Error Trap Vector	-	
_	Math Error Trap Vector	-	
	DMA Error Trap Vector	-	
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~		
	~		Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup>
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~	4	
	~	4	l
	Interrupt Vector 116		
	Interrupt Vector 117	0x0001FE	
Y	Start of Code	0x000200	
Note 1: See	Table 7-1 for the list of impleme	ented interrupt v	ectors.

TABLE 7-1:	INTERRUPT VECT	ORS			
Vector Number	IVT Address	AIVT Address	Interrupt Source		
0	0x000004	0x000104	Reserved		
1	0x000006	0x000106	Oscillator Failure		
2	0x00008	0x000108	Address Error		
3	0x00000A	0x00010A	Stack Error		
4	0x00000C	0x00010C	Math Error		
5	0x00000E	0x00010E	DMA Error		
6-7	0x000010-0x000012	0x000110-0x000112	Reserved		
8	0x000014	0x000114	INT0 – External Interrupt 0		
9	0x000016	0x000116	IC1 – Input Capture 1		
10	0x000018	0x000118	OC1 – Output Compare 1		
11	0x00001A	0x00011A	T1 – Timer1		
12	0x00001C	0x00011C	DMA0 – DMA Channel 0		
13	0x00001E	0x00011E	IC2 – Input Capture 2		
14	0x000020	0x000120	OC2 – Output Compare 2		
15	0x000022	0x000122	T2 – Timer2		
16	0x000024	0x000124	T3 – Timer3		
17	0x000026	0x000126	SPI1E – SPI1 Error		
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done		
19	0x00002A	0x00012A	U1RX – UART1 Receiver		
20	0x00002C	0x00012C	U1TX – UART1 Transmitter		
21	0x00002E	0x00012E	ADC1 – ADC 1		
22	0x000030	0x000130	DMA1 – DMA Channel 1		
23	0x000032	0x000132	Reserved		
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events		
25	0x000036	0x000136	MI2C1 – I2C1 Master Events		
26	0x000038	0x000138	CM – Comparator Interrupt		
27	0x00003A	0x00013A	Change Notification Interrupt		
28	0x00003C	0x00013C	INT1 – External Interrupt 1		
29	0x00003E	0x00013E	Reserved		
30	0x000040	0x000140	IC7 – Input Capture 7		
31	0x000042	0x000142	IC8 – Input Capture 8		
32	0x000044	0x000144	DMA2 – DMA Channel 2		
33	0x000046	0x000146	OC3 – Output Compare 3		
34	0x000048	0x000148	OC4 – Output Compare 4		
35	0x00004A	0x00014A	T4 – Timer4		
36	0x00004C	0x00014C	T5 – Timer5		
37	0x00004E	0x00014E	INT2 – External Interrupt 2		
38	0x000050	0x000150	U2RX – UART2 Receiver		
39	0x000052	0x000152	U2TX – UART2 Transmitter		
40	0x000054	0x000154	SPI2E – SPI2 Error		
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done		
42	0x000058	0x000158	C1RX – ECAN1 RX Data Ready		
43	0x00005A	0x00015A	C1 – ECAN1 Event		
44	0x00005C	0x00015C	DMA3 – DMA Channel 3		
45-52	0x00005E-0x00006C	0x00015E-0x00016C	Reserved		
53	0x00006E	0x00016E	PMP – Parallel Master Port		
54	0x000070	0x000170	DMA – DMA Channel 4		

# TABLE 7-1:INTERRUPT VECTORS

IVT Address	AIVT Address	Interrupt Source
0x000072-0x000084	0x000172-0x000184	Reserved
0x000086	0x000186	PWM1 – PWM1 Period Match
0x000088	0x000188	QEI1 – Position Counter Compare
0x00008A-0x00008C	0x00018A-0x00018C	Reserved
0x00008E	0x00018E	DMA5 – DMA Channel 5
0x000090	0x000190	RTCC – Real Time Clock
0x000092	0x000192	FLTA1 – PWM1 Fault A
0x000094	0x000194	Reserved
0x000096	0x000196	U1E – UART1 Error
0x000098	0x000198	U2E – UART2 Error
0x00009A	0x00019A	CRC – CRC Generator Interrupt
0x00009C	0x00019C	DMA6 – DMA Channel 6
0x00009E	0x00019E	DMA7 – DMA Channel 7
0x0000A0	0x0001A0	C1TX – ECAN1 TX Data Request
0x0000A2-0x0000A4	0x0001A2-0x0001A4	Reserved
0x0000A6	0x0001A6	PWM2 – PWM2 Period Match
0x0000A8	0x0001A8	FLTA2 – PWM2 Fault A
0x0000AA	0x0001AA	QEI2 – Position Counter Compare
0x0000AC-0x0000AE	0x0001AC-0x0001AE	Reserved
0x0000B0	0x0001B0	DAC1R – DAC1 Right Data Request
0x0000B2	0x0001B2	DAC1L – DAC1 Left Data Request
0x0000B4-0x0000FE	0x0001B4-0x0001FE	Reserved
	IVT Address 0x000072-0x000084 0x000086 0x000088 0x00008A-0x00008C 0x000090 0x000090 0x000092 0x000094 0x000094 0x000098 0x000098 0x00009A 0x00009A 0x00009C 0x00009C 0x00009C 0x00009A 0x00009C 0x0000A2 0x0000A2 0x0000A4 0x0000A4 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000A5 0x0000B0 0x0000B2	QX000072-0X000084         QX000172-0X000184           0X000086         0X000186           0X000088         0X000188           0X00008A-0X0008C         0X00018A-0X0018C           0X00008A-0X0008E         0X00018A-0X0018C           0X00008A-0X0009C         0X000190           0X000090         0X000190           0X000092         0X000192           0X000094         0X000194           0X000095         0X000196           0X000096         0X000198           0X000097         0X000198           0X000098         0X000198           0X0000909         0X000198           0X000091         0X000198           0X000092         0X000198           0X000093         0X000198           0X000094         0X000198           0X000095         0X000198           0X000096         0X000198           0X00000A2         0X0001A0           0X0000A3         0X0001A6           0X0000A4         0X0001A8           0X0000A5         0X0001A6           0X0000A6         0X0001A6           0X0000A6         0X0001A6           0X0000A6         0X0001A6           0X0000A6         0X00001A6     <

# TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

# 7.3 Interrupt Control and Status Registers

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

## 7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

### 7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

## 7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

## 7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

## 7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number bits (VECNUM<6:0>) and Interrupt level bits (ILR<3:0>) in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

### 7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality.

- The CPU Status register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU priority level. The IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32.

# 7.4 Interrupts Resources

Many useful resources related to Interrupts are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

## 7.4.1 KEY RESOURCES

- Section 32. "Interrupts (Part III)" (DS70214)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

#### 7.5 Interrupt Registers

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8

R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(2)</sup>	IPL1 <sup>(2)</sup>	IPL0 <sup>(2)</sup>	RA	Ν	OV	Z	C
bit 7							bit 0

# Legend:

Logonan			
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Set only bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5

IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2)</sup>

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- Note 1: For complete register details, see Register 3-1.
  - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - 3: The IPL<2:0> status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

#### CORCON: CORE CONTROL REGISTER<sup>(1)</sup> **REGISTER 7-2:**

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT		DL<2:0>	
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
bit 7							bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	-n = Value at POR	'1' = Bit is set
0' = Bit is cleared	'x = Bit is unknown	U = Unimplemented bit, read	d as '0'

**IPL3:** CPU Interrupt Priority Level Status bit 3<sup>(2)</sup> bit 3

- 1 = CPU interrupt priority level is greater than 7
- 0 = CPU interrupt priority level is 7 or less

**Note 1:** For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

<b>REGISTER 7</b>	-3: INTCC	N1: INTERR	UPT CONTR	ROL REGISTE	ER 1				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
SFTACERR		DMACERR		ADDRERR		OSCFAIL	0-0		
bit 7	DIV0ERR	DIVIACERR	MATHERR	ADDRERR	STKERR	USCFAIL	 bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	NSTDIS: Inte	rrupt Nesting E	)isable bit						
		nesting is disat							
		nesting is enab							
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit					
		rap was caused by overflow of Accumulator A							
	-	not caused by							
bit 13		cumulator B O	•	•					
	<ol> <li>Trap was caused by overflow of Accumulator B</li> <li>Trap was not caused by overflow of Accumulator B</li> </ol>								
bit 12	2 <b>COVAERR:</b> Accumulator A Catastrophic Overflow Trap Flag bit								
				flow of Accumu					
bit 11	COVBERR: A	Accumulator B	Catastrophic (	Overflow Trap F	lag bit				
				flow of Accumu					
bit 10	OVATE: Accu	imulator A Ove	rflow Trap Ena	able bit					
	1 = Trap over 0 = Trap disa	flow of Accum bled	ulator A						
bit 9	OVBTE: Accu	umulator B Ove	erflow Trap En	able bit					
	1 = Trap over 0 = Trap disa	flow of Accum bled	ulator B						
bit 8	COVTE: Cata	astrophic Overf	low Trap Enat	ole bit					
	1 = Trap on c 0 = Trap disa	-	erflow of Accur	mulator A or B e	enabled				
bit 7	SFTACERR:	Shift Accumula	ator Error Statu	us bit					
	<ul> <li>1 = Math error trap was caused by an invalid accumulator shift</li> <li>0 = Math error trap was not caused by an invalid accumulator shift</li> </ul>								
bit 6									
	<ul> <li>1 = Math error trap was caused by a divide by zero</li> <li>0 = Math error trap was not caused by a divide by zero</li> </ul>								
bit 5		DMA Controlle	-	-					
		troller error trap troller error trap							
bit 4	MATHERR: A	Arithmetic Error	Status bit						
		r trap has occu							

REGISTER 7-3:	<b>INTCON1: INTERRUPT CONTROL REGISTER 1</b>

0 = Math error trap has not occurred

# REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	<ul><li>1 = Address error trap has occurred</li><li>0 = Address error trap has not occurred</li></ul>
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	<b>OSCFAIL:</b> Oscillator Failure Trap Status bit
	<ul><li>1 = Oscillator failure trap has occurred</li><li>0 = Oscillator failure trap has not occurred</li></ul>
bit 0	Unimplemented: Read as '0'

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER /-	4: INTCO	NZ: INTERR	UPICONI	KOL REGIST	ER Z					
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI			_		_	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	—	—			INT2EP	INT1EP	INT0EP			
bit 7							bit 0			
Legend:										
R = Readable b	pit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15		ala Altarrata Ira	to unit \ /o oto u	Table bit						
DIL 15	ALTIVT: Enable Alternate Interrupt Vector Table bit									
		ard (default) v	•							
bit 14	DISI: DISI In	struction Statu	s bit							
	1 = DISI instruction is active									
	0 = DISI inst	ruction is not a	ctive							
bit 13-3	Unimplemen	ted: Read as '	0'							
bit 2	<b>INT2EP:</b> External Interrupt 2 Edge Detect Polarity Select bit									
	1 = Interrupt on negative edge									
	0 = Interrupt of	on positive edg	e							
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit									
		on negative ed	•							
	0 = Interrupt	on positive edg	е							

# REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

**INT0EP:** External Interrupt 0 Edge Detect Polarity Select bit

1 = Interrupt on negative edge 0 = Interrupt on positive edge

bit 0

© 2007-2012 Microchip Technology Inc.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF			
bit 7			1				bit (			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15	Unimpleme	nted: Read as	·∩'							
bit 14	-	MA Channel 1 E		omploto Intorri	unt Elog Status	, bit				
DIC 14	1 = Interrup	t request has oc	curred		upt Flag Status	5 DIL				
1.1.40	-	t request has no			1.11					
bit 13	1 = Interrup	C1 Conversion C t request has oc	curred	upt Flag Status	S DIT					
	-	t request has no								
bit 12	<b>U1TXIF:</b> UART1 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred									
		t request has oc t request has no								
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit									
		t request has oc t request has no								
bit 10	SPI1IF: SPI	PI1IF: SPI1 Event Interrupt Flag Status bit								
		t request has oc t request has no								
bit 9	SPI1EIF: SF	PI1 Error Interru	pt Flag Status	bit						
		t request has oc t request has no								
bit 8	T3IF: Timer3 Interrupt Flag Status bit									
		t request has oc t request has no								
bit 7	-	2 Interrupt Flag								
	1 = Interrup	t request has oc t request has no	curred							
bit 6	-	put Compare Cl		upt Flag Status	bit					
~	1 = Interrup	t request has oc	curred	apti log claide	2					
bit 5	0 = Interrupt request has not occurred									
DIL J	IC2IF: Input Capture Channel 2 Interrupt Flag Status bit									
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									
bit 4	-	MA Channel 0 E		complete Interro	upt Flag Status	s bit				
	1 = Interrup	t request has oc	curred		-					
	0 = Interrup	t request has no	ot occurred							
bit 3		1 Interrupt Flag								
	1 = Interrup									

# REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

# REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	<ol> <li>Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER	7-6: IFS1:	: INTERRUPT	FLAG STAT	US REGISTE	R 1						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF				
bit 15							bit 8				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC8IF	IC7IF		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	U2TXIF: UA	ART2 Transmitte	r Interrupt Flag	g Status bit							
		t request has oc									
	•	t request has no									
bit 14		ART2 Receiver I		Status bit							
		t request has ou t request has no									
bit 13	•	•		it							
bit 10	INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 12	T5IF: Timer5 Interrupt Flag Status bit										
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>										
	•	•									
bit 11		<b>T4IF:</b> Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred									
bit 10	•	<ul> <li>Interrupt request has not occurred</li> <li>OC4IF: Output Compare Channel 4 Interrupt Flag Status bit</li> </ul>									
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit										
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred										
bit 8				Complete Interr	unt Eloa Statur	bit					
	<b>DMA2IF:</b> DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 7	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
1.1.0	0 = Interrupt request has not occurred										
bit 6		IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred									
		t request has no									
bit 5	-	ented: Read as									
bit 4	-	ernal Interrupt 1		it							
	1 = Interrup	t request has oc	curred								
	-	t request has no									
bit 3	-	Change Notifica	-	Flag Status bit							
		t request has oc t request has no									
	0 – menup	i lequest nas no									

# REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

# REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	<ol> <li>I = Interrupt request has occurred</li> </ol>

0 = Interrupt request has not occurred

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2										
U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
—	DMA4IF	PMPIF	—	—	—		—			
bit 15							bit			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_	_	DMA3IF	C1IF <sup>(1)</sup>	C1RXIF <sup>(1)</sup>	SPI2IF	SPI2EIF			
bit 7							bit			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15 bit 14	Unimplemented: Read as '0' DMA4IF: DMA Channel 4 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
bit 13	•	•	t Interrupt Flag	Status bit						
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
bit 12-5	Unimplemen	ted: Read as	ʻ0'							
bit 4	1 = Interrupt r	A Channel 3 E request has oc request has no	curred	Complete Interr	upt Flag Status	bit				
bit 3	1 = Interrupt r	Event Interru request has oc request has no		bit <sup>(1)</sup>						
bit 2	<b>C1RXIF:</b> ECAN1 Receive Data Ready Interrupt Flag Status bit <sup>(1)</sup>									
		request has oc request has no								
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit									
		request has oc request has no								
bit 0	SPI2EIF: SPI	2 Error Interru	pt Flag Status	bit						
		request has oc request has no								

# REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

**Note 1:** Interrupts are disabled on devices without an ECAN<sup>™</sup> module.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0				
FLTA1IF	RTCIF	DMA5IF		_	QEI1IF	PWM1IF					
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	_	—	_	_	—	—	—				
bit 7							bit (				
Legend:											
R = Readab	le bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
bit 15	15 FLTA1IF: PWM1 Fault A Interrupt Flag Status bit										
		1 = Interrupt request has occurred									
	•	request has not									
bit 14		Real-Time Clock and Calendar Interrupt Flag Status bit									
		<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									
bit 13		A Channel 5 Da		Complete Interr	unt Elan Statu	s hit					
					upt i lag olata	5 61					
		<ol> <li>Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									
bit 12-11	Unimplemen	ted: Read as '0	,								
bit 10	QEI1IF: QEI1	I Event Interrupt	Flag Status	bit							
	1 = Interrupt	1 = Interrupt request has occurred									
	0 = Interrupt	request has not	occurred								
bit 9	PWM1IF: PW	/M1 Event Interr	rupt Flag Sta	tus bit							
		request has occ									
	•	request has not									
bit 8-0	Unimplemen	ted: Read as '0	2								

# REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       U-0         -       C1TXIF <sup>(1)</sup> DMA7IF       DMA6IF       CRCIF       U2EIF       U1EIF       -         opt 7       -       b       -       -       b       -       -       b         egend:       -       -       0' = Bit is CRCIF       U2EIF       U1EIF       -       -       b         a       Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       -       b         a       Plate at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 14       DAC1LIF: DAC Left Channel Interrupt Flag Status bit <sup>(2)</sup> 1 = Interrupt request has cocurred       0 = Interrupt request has not occurred         bit 13-12       Unimplemented: Read as '0'       -	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
U-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       U-0         -       C1TX[F <sup>(1)</sup> DMA7JF       DMA6JF       CRCJF       U2EJF       U1EJF       -         opend:       -       -       U       =       U1EJF       U1EJF       -       b         acgend:       -       -       0'' = Bit is cleared       x = Bit is unknown       -       b         acgend:       -       '0' = Bit is cleared       x = Bit is unknown       -       b         b       DAC1LIF: DAC Left Channel Interrupt Flag Status bit <sup>(2)</sup> -       = Interrupt request has occurred       -       = Interrupt request has not occurred         0 = Interrupt request has occurred       -       = Interrupt request has occurred       -       -       interrupt request has occurred         0 = Interrupt request has occurred       -       = Interrupt request has occurred       -       -       interrupt request has occurred         0 = Interrupt request has occurred       -       = Interrupt request has occurred       -	DAC1LIF <sup>(2)</sup>	DAC1RIF <sup>(2)</sup>		_	QEI2IF	FLTA2IF	PWM2IF	_			
	bit 15							bit			
bit 7       b         cegend:       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       DAC1LIF: DAC Left Channel Interrupt Flag Status bit <sup>(2)</sup> 1 = Interrupt request has not occurred         bit 14       DAC1RF: DAC Right Channel Interrupt Flag Status bit <sup>(2)</sup> 1 = Interrupt request has not occurred         bit 14       DAC1RF: DAC Right Channel Interrupt Flag Status bit <sup>(2)</sup> 1 = Interrupt request has not occurred         bit 13       DECIZIF: QEI2 Event Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 8       PWM2IF: PWM2 Fault A Interrupt Flag Status bit       1 = Interrupt request has not occurred         bit 8       O' = Interrupt request has occurred       0 = Interrupt request has occurred         bit 8       O' = TTXIF: ECAN Transmit Data Request Interrupt Flag Status bit <sup>(1)</sup> 1 = Interrupt request has occurred         bit 6       CTTXIF: ECAN Transmit Data Transfer Complete Interrupt Fl	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
Lagend: Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 DAC1LIF: DAC Left Channel Interrupt Flag Status bit <sup>(2)</sup> 1 = Interrupt request has not occurred 0 = Interrupt requ	_	C1TXIF <sup>(1)</sup>	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_			
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       DAC1LIF: DAC Left Channel Interrupt Flag Status bit <sup>(2)</sup> 1       Interrupt request has cocurred         bit 15       DAC1RIF: DAC Right Channel Interrupt Flag Status bit <sup>(2)</sup> 1       Interrupt request has not occurred         bit 14       DAC1RIF: DAC Right Channel Interrupt Flag Status bit <sup>(2)</sup> 1       Interrupt request has cocurred         bit 13-12       Unimplemented: Read as '0'       0       Interrupt request has not occurred         bit 11       DE12IF: OEI2 Event Interrupt Flag Status bit       1       Interrupt request has not occurred         bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit       1       Interrupt request has not occurred         bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit       1       Interrupt request has not occurred         bit 8-7       Unimplemented: Read as '0'       1       Interrupt request has occurred       0         bit 8-7       Unimplemented: Read as '0'       1       Interrupt request has occurred       0         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit <sup>(1)</sup> 1       Interrupt request has occurred         bit 5 <t< td=""><td>bit 7</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit</td></t<>	bit 7							bit			
n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       DAC1LIF: DAC Left Channel Interrupt Flag Status bit <sup>(2)</sup> 1       interrupt request has occurred         o = Interrupt request has not occurred       0 = Interrupt request has not occurred       0         bit 14       DAC1RIF: DAC Right Channel Interrupt Flag Status bit <sup>(2)</sup> 1         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 13-12       Unimplemented: Read as '0'         bit 11       QEI2IF: QEI2 Event Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         0 = Interrupt request has occurred       0 = Interrupt request has not occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occ	Legend:										
<ul> <li>DAC1LIF: DAC Left Channel Interrupt Flag Status bit<sup>(2)</sup> <ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> <li>Interrupt request has not occurred</li> <li>Interrupt request has not occurred</li> <li>Interrupt request has not occurred</li> <li>Interrupt request has not occurred</li> <li>Interrupt request has not occurred</li> <li>Interrupt request has not occurred</li> <li>Interrupt r</li></ol></li></ul>	R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'				
<ul> <li>1 = Interrupt request has occurred         <ul> <li>0 = Interrupt request has not occurred</li> <li>1 = Interrupt request has not occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0</li></ul></li></ul>	-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own			
0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         1 = Interrupt request has not occurred         0 = Interrupt request has not occurred <t< td=""><td>bit 15</td><td>DAC1LIF: DA</td><td>C Left Channe</td><td>el Interrupt Fla</td><td>ig Status bit<sup>(2)</sup></td><td></td><td></td><td></td></t<>	bit 15	DAC1LIF: DA	C Left Channe	el Interrupt Fla	ig Status bit <sup>(2)</sup>						
bit 14       DAC1RIF: DAC Right Channel Interrupt Flag Status bit <sup>(2)</sup> 1 = Interrupt request has occurred         0 = Interrupt request has occurred         bit 13-12         Unimplemented: Read as '0'         1 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred											
<pre>1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt req</pre>			•			<b>.</b>					
0 = Interrupt request has not occurred         bit 13-12       Unimplemented: Read as '0'         0 El2IF: QEI2 Event Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred	bit 14		0	•	lag Status bit <sup>(</sup>	2)					
bit 13-12       Unimplemented: Read as '0'         bit 11       QEI2IF: QEI2 Event Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has n											
1 = Interrupt request has occurred         0 = Interrupt request has not occurred	bit 13-12	•	•								
0 = Interrupt request has not occurred         bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 9       PWM2IF: PWM2 Error Interrupt Enable bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred	bit 11	QEI2IF: QEI2	Event Interrup	t Flag Status	bit						
bit 10       FLTA2IF: PWM2 Fault A Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 8-7         Unimplemented: Read as '0'         cit 6         C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit <sup>(1)</sup> 1 = Interrupt request has not occurred         0 = Interrupt request has not occurred		1 = Interrupt request has occurred									
1 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interr	hit 10										
0 = Interrupt request has not occurred         bit 9 <b>PWM2IF</b> : PWM2 Error Interrupt Enable bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 8-7 <b>Unimplemented</b> : Read as '0'         c1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit <sup>(1)</sup> 1 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request	DIL TO										
1 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt request has occurred         0 = Interrupt reque											
<ul> <li>bit 8-7</li> <li>Unimplemented: Read as '0'</li> <li>c1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit<sup>(1)</sup></li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>bit 5</li> <li>DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not</li></ul>	bit 9										
bit 8-7       Unimplemented: Read as '0'         bit 6       C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit <sup>(1)</sup> 1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 3       CRCIF: CRC Generator Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 0       Unimplemented: Read as '0'											
bit 6C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 5DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 4DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has	hit 8-7		•								
1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has not occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has not occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has not occurred       0 = Interrupt request has not occurred         0 = Interrupt request has not occurred	bit 6	•			nterrupt Flag	Status bit(1)					
bit 5       DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 4       DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         0 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 3       CRCIF: CRC Generator Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 0       Unimplemented: Read as '0'		1 = Interrupt r	equest has oc	curred	interrupt i lug e						
<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>	64 <i>6</i>		•		Somelata Inton		<b>b</b> :+				
<ul> <li>0 = Interrupt request has not occurred</li> <li>DMAGIF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>Dit 3 CRCIF: CRC Generator Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>Dit 2 U2EIF: UART2 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>	DIT 5	· · · · •									
<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>											
<ul> <li>interrupt request has not occurred</li> <li>interrupt request has not occurred</li> <li>interrupt request has occurred</li> <li>interrupt request has not occurred</li> <li>interrupt request has not occurred</li> <li>interrupt request has occurred</li> <li>interrupt request has occurred</li> <li>interrupt request has not occurred</li> </ul>	bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit									
bit 3       CRCIF: CRC Generator Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred       0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has not occurred       0 = Interrupt request has not occurred         bit 0       Unimplemented: Read as '0'											
<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has occurred</li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>	hit 3										
bit 2       U2EIF: UART2 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         bit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         0 = Interrupt request has not occurred         bit 0         Unimplemented: Read as '0'	bit o										
<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>		•	•								
<ul> <li>bit 1</li> <li>U1EIF: UART1 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> <li>bit 0</li> <li>Unimplemented: Read as '0'</li> </ul>	bit 2			-	bit						
Dit 1       U1EIF: UART1 Error Interrupt Flag Status bit         1 = Interrupt request has occurred         0 = Interrupt request has not occurred         Dit 0       Unimplemented: Read as '0'											
1 = Interrupt request has occurred0 = Interrupt request has not occurredDit 0Unimplemented: Read as '0'	bit 1				bit						
bit 0 Unimplemented: Read as '0'		1 = Interrupt r	equest has oc	curred							
		-	-								
Note 1: Interrupts are disabled on devices without an ECAN™ module.	bit 0	Unimplement	ted: Read as '	0'							
	Note 1: Inte	rrunts are disat	oled on device	s without an F	CAN™ modul	e					

# REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

**Note 1:** Interrupts are disabled on devices without an ECAN<sup>™</sup> module.

2: Interrupts are disabled on devices without an Audio DAC module.

REGISTER 7	'-10: IEC0:	INTERRUPT	ENABLE C		GISTER 0					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
11 Value at 1	ÖN	1 Bit io oot	•		aica		0000			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14	DMA1IE: DM	A Channel 1 D	ata Transfer (	Complete Interr	upt Enable bit					
	•	request enable request not ena		-	-					
bit 13	-	•		rupt Enable bit						
		request enable								
	0 = Interrupt r	request not ena	abled							
bit 12	U1TXIE: UAF	RT1 Transmitte	r Interrupt Ena	able bit						
		request enable request not ena								
bit 11	U1RXIE: UAF	RT1 Receiver I	nterrupt Enabl	le bit						
	1 = Interrupt request enabled									
	-	request not ena								
bit 10		Event Interrup								
		request enable request not ena								
bit 9	-	1 Error Interru								
		request enable	•							
	0 = Interrupt r	request not ena	abled							
bit 8		Interrupt Enab								
		request enable request not ena								
bit 7	T2IE: Timer2	Interrupt Enab	le bit							
	1 = Interrupt request enabled									
1.1.0	•	request not ena								
bit 6	-	OC2IE: Output Compare Channel 2 Interrupt Enable bit								
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
bit 5		•		Enable bit						
	IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrupt r	request not ena	abled							
bit 4				Complete Interr	upt Enable bit					
		request enable request not ena								
bit 3	-	Interrupt Enab								
		request enable								
		request not enable								

© 2007-2012 Microchip Technology Inc.

# REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Flag Status bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	
bit 15							bit 8	
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IC8IE	IC7IE		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	
bit 7							bit (	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit_rea	d as '0'		
-n = Value at POR		'1' = Bit is set		U = Unimplemented bit, rea '0' = Bit is cleared		x = Bit is unknown		
			•					
bit 15	U2TXIE: UA	RT2 Transmitte	r Interrupt En	able bit				
	1 = Interrupt request enabled							
	0 = Interrupt request not enabled							
bit 14	U2RXIE: UART2 Receiver Interrupt Enable bit							
	<ol> <li>I = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ol>							
bit 13	INT2IE: External Interrupt 2 Enable bit							
	1 = Interrupt request enabled							
	0 = Interrupt request not enabled							
bit 12	T5IE: Timer5 Interrupt Enable bit							
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>							
bit 11	<b>T4IE:</b> Timer4 Interrupt Enable bit							
	1 = Interrupt request enabled							
	0 = Interrupt request not enabled							
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit							
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>							
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit							
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>							
bit 8	<b>DMA2IE:</b> DMA Channel 2 Data Transfer Complete Interrupt Enable bit							
	1 = Interrupt request enabled							
	0 = Interrupt request not enabled							
		request not ena	abicu					
bit 7	IC8IE: Input	Capture Chann	el 8 Interrupt	Enable bit				
bit 7	IC8IE: Input	-	el 8 Interrupt d	Enable bit				
bit 7 bit 6	<b>IC8IE:</b> Input 1 = Interrupt 0 = Interrupt	Capture Chann request enable	el 8 Interrupt d abled					

Unimplemented: Read as '0'

1 = Interrupt request enabled0 = Interrupt request not enabled

1 = Interrupt request enabled0 = Interrupt request not enabled

INT1IE: External Interrupt 1 Enable bit

**CNIE:** Input Change Notification Interrupt Enable bit

bit 5

bit 4

bit 3

# REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 2	CMIE: Comparator Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>

REGISTER 7	7-12: IEC2:	INTERRUPT	ENABLE CO	ONTROL RE	GISTER 2		
U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMA4IE	PMPIE		—			
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	DMA3IE	C1IE <sup>(1)</sup>	C1RXIE <sup>(1)</sup>	SPI2IE	SPI2EIE
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown
bit 14 bit 13	1 = Interrupt 0 = Interrupt <b>PMPIE:</b> Para 1 = Interrupt	IA Channel 4 E request enable request not en illel Master Por request enable request not en	ed abled t Interrupt Ena ed		rupt Enable bit		
bit 12-5	•	ted: Read as					
bit 4	1 = Interrupt	IA Channel 3 E request enable request not en	d	Complete Interi	rupt Enable bit		
bit 3	1 = Interrupt	1 Event Interru request enable request not en	d	)			
bit 2	1 = Interrupt	AN1 Receive D request enable request not en	d	errupt Enable I	bit <sup>(1)</sup>		
bit 1	<b>SPI2IE:</b> SPI2	2 Event Interrup request enable request not en	ot Enable bit d				
bit 0	1 = Interrupt	I2 Error Interru request enable request not en	d				

# REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

**Note 1:** Interrupts are disabled on devices without an ECAN<sup>™</sup> module.

REGISTER	7-13: IEC3:	INTERRUPT	ENABLE CO	ONTROL RE	GISTER 3		
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
FLTA1IE	RTCIE	DMA5IE	—		QEI1IE	PWM1IE	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	—	—	
bit 7							bit 0
Legend:						(0)	
R = Readabl		W = Writable			mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15 bit 14	1 = Interrupt r 0 = Interrupt r <b>RTCIE:</b> Real- 1 = Interrupt r	/M1 Fault A Inter request enable request not ena Time Clock and request enable request not ena	d ibled d Calendar Inf d		bit		
bit 13	1 = Interrupt r	A Channel 5 D request enable request not ena	d	Complete Interi	rupt Enable bit		
bit 12-11	Unimplemen	ted: Read as '	0'				
bit 10	1 = Interrupt r	Event Interrup equest enable equest not ena	d				
bit 9	1 = Interrupt r	/M1 Event Inter equest enable	d	bit			

# REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

0 = Interrupt request not enabled

Unimplemented: Read as '0'

bit 8-0

	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
DAC1LIE <sup>(2)</sup>	DAC1RIE <sup>(2)</sup>		_	QEI2IE	FLTA2IE	PWM2IE	—
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	C1TXIE <sup>(1)</sup>	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	_
bit 7							bit
Legend:							
R = Readable	bit	W = Writabl	e bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is s	et	'0' = Bit is cle	ared	x = Bit is unkno	wn
bit 15	DAC1LIE: D	AC Left Chan	nel Interrupt Er	nable bit <sup>(2)</sup>			
		request enabl request not en					
bit 14	DAC1RIE: D	AC Right Cha	nnel Interrupt I	Enable bit <sup>(2)</sup>			
	•	request enabl					
	•	request not e					
bit 13-12 bit 11	•	nted: Read as		hit			
		request enabl	upt Flag Status ed	DIL			
		request not er					
bit 10	FLTA2IE: PV	VM2 Fault A Ir	nterrupt Enable	e bit			
	•	request enabl request not en					
bit 9	PWM2IE: PV	NM2 Error Inte	errupt Enable b	it			
		request enabl request not en					
bit 8-7	Unimpleme	nted: Read as	'0'				
bit 6			•	Interrupt Enable	e bit <sup>(1)</sup>		
		request occur request not of					
bit 5	DMA7IE: DN	/IA Channel 7	Data Transfer	Complete Interr	upt Enable bit		
	•	request enabl request not en					
bit 4	DMA6IE: DN	/IA Channel 6	Data Transfer	Complete Interr	upt Enable bit		
		request enabl request not en					
bit 3	CRCIE: CRC	C Generator In	terrupt Enable	bit			
		request enabl request not en					
bit 2	U2EIE: UAR	T2 Error Inter	upt Enable bit				
		request enabl request not en					
bit 1	-	-	upt Enable bit				
		request enabl request not en					
bit 0	Unimpleme	-					

#### \_ \_ \_ \_ \_ ....

2: Interrupts are disabled on devices without an Audio DAC module.

U-0							R/W-0
0-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
 bit 15		T1IP<2:0>				OC1IP<2:0>	bit
DIL 15							Dit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>		_		INT0IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable t	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimpleme	ented: Read as 'o	)'				
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits				
	111 = Inter	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 11	-	ented: Read as '0					
bit 10-8		>: Output Compa		•	ity bits		
	111 = Inter	rupt is priority 7 (h	highest priori	ity interrupt)			
	•						
	•						
		rupt is priority 1	blad				
bit 7		rupt source is disa ented: Read as '0					
bit 6-4	-	: Input Capture C		orrupt Priority b	ite		
DIL 0-4		rupt is priority 7 (h			11.5		
	•		ignoot priori	ity interrupt)			
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is disa	abled				
bit 3	Unimpleme	ented: Read as '0	)'				
bit 2-0	INT0IP<2:0	>: External Interr	upt 0 Priority	/ bits			
		rupt is priority 7 (h					
	•						
	•						
	001 <b>= Inter</b>	rupt is priority 1					
		rupt source is disa	ام ا ما				

#### DECISTED 7 16

REGISTER	7-16: IPC1:	INTERRUPT	PRIORITY	CONTROL R	EGISTER 1		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T2IP<2:0>		_		OC2IP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC2IP<2:0>		—		DMA0IP<2:0>	
bit 7							bi
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interru	upt is priority 7 (	highest prior	ity interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 <b>= Interr</b>	upt source is dis	abled				
bit 11	Unimpleme	nted: Read as '	0'				
bit 10-8	OC2IP<2:0>	: Output Compa	are Channel	2 Interrupt Prior	ity bits		
	111 = Interru	upt is priority 7 (	highest prior	ity interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4	IC2IP<2:0>:	Input Capture C	Channel 2 Int	errupt Priority b	its		
	111 = Interru	upt is priority 7 (	highest prior	ity interrupt)			
	•						
	•						
	001 = Intern	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0	DMA0IP<2:0	>: DMA Chann	el 0 Data Tra	ansfer Complete	Interrupt Prio	rity bits	
		upt is priority 7 (			·	-	
	•						
	•						
	• 001 = Intern	upt is priority 1					
		int source is dis	abled				

#### 000 = Interrupt source is disabled

REGISTER							D 44/ 6
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		U1RXIP<2:0>		_		SPI1IP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SPI1EIP<2:0>		_		T3IP<2:0>	
bit 7							bi
Legend:							
R = Readabl	le bit	W = Writable t	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkn	own
		2.1.0 000					•••••
bit 15	Unimplem	ented: Read as '0	)'				
bit 14-12	U1RXIP<2	:0>: UART1 Rece	iver Interrup	t Priority bits			
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	abled				
bit 11	Unimplem	ented: Read as 'o	)'				
bit 10-8	SPI1IP<2:0	>: SPI1 Event Int	errupt Priori	ty bits			
	111 = Inter	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 7	-	ented: Read as '0					
bit 6-4		::0>: SPI1 Error In	-	-			
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rrupt is priority 1					
		rupt source is disa					
bit 3	-	ented: Read as '0					
bit 2-0		: Timer3 Interrupt	-				
	111 = Inter	rrupt is priority 7 (h	nghest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Inter	rupt source is disa	abled				

#### ~ ~ ~ ~ ~ ~ 47

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_		DMA1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD1IP<2:0>				U1TXIP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable b	oit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
	• • 001 = Interru	pt is priority 7 (h pt is priority 1 pt source is disa		ty interrupt)			
bit 7	Unimplemen	ted: Read as 'o	)'				
bit 6-4	111 = Interru • • • 001 = Interru	ADC1 Convers pt is priority 7 (h pt is priority 1 pt source is disa	highest prior		rity bits		
bit 3	-	ted: Read as '0					
bit 2-0		: UART1 Trans pt is priority 7 (h					

• 001 = Interrupt is priority 1

000 = Interrupt source is disabled

		4: INTERRUPT F				<b>_</b> /····	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CNIP<2:0>		—		CMIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		MI2C1IP<2:0>		_		SI2C1IP<2:0>	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimplem	ented: Read as '0	,				
bit 14-12	CNIP<2:0>	Change Notificat	tion Interrup	t Priority bits			
	111 = Intei	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 11	Unimplem	ented: Read as '0	,				
bit 10-8		Comparator Intel					
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1	1.11				
L:1 7		rupt source is disa					
bit 7	-	ented: Read as '0					
bit 6-4		2:0>: I2C1 Master rrupt is priority 7 (h			5		
	•		iignest priori	ty interrupt)			
	•						
	•	muchic priesity d					
		rupt is priority 1 rupt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	:0>: I2C1 Slave E		pt Priority bits			
		rupt is priority 7 (h					
	•		- '				
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is disa					

#### ..... 40

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		IC8IP<2:0>				IC7IP<2:0>	
bit 15							bit a
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	_	_	_		INT1IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0	)'				
bit 14-12	IC8IP<2:0>:	Input Capture C	hannel 8 Inte	errupt Priority b	its		
	111 = Interro	upt is priority 7 (ł	nighest priorit	y interrupt)			
	•		5 1	, ,			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '@	)'				
bit 10-8	IC7IP<2:0>:	Input Capture C	hannel 7 Inte	errupt Priority b	its		
	111 = Interro	upt is priority 7 (ł	nighest priorit	y interrupt)			
	•						
	•						
	001 <b>= Interr</b>	upt is priority 1					
		upt source is disa	abled				
bit 7-3	Unimpleme	nted: Read as '@	)'				
bit 2-0	INT1IP<2:0>	: External Interr	upt 1 Priority	bits			
	111 = Interro	upt is priority 7 (ł	nighest priori	y interrupt)			
	•			- • /			
	•						
	•						
	001 = Interri	upt is priority 1					

001 = Interrupt is priority 1 000 = Interrupt source is disabled

REGISTER	7-21: IPC	6: INTERRUPT	PRIORITY	CONTROL R	EGISTER 6		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T4IP<2:0>		—		OC4IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC3IP<2:0>		—		DMA2IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimplem	nented: Read as '0	)'				
bit 14-12	T4IP<2:0>	: Timer4 Interrupt	Priority bits				
	111 = Inte	rrupt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
	001 = Inte	rrupt is priority 1					
		rrupt source is disa	abled				
bit 11	Unimplem	nented: Read as '	)'				
bit 10-8	OC4IP<2:	0>: Output Compa	re Channel	4 Interrupt Prior	rity bits		
	111 = Inte	rrupt is priority 7 (ł	nighest prior	ity interrupt)			
	•						
	•						
	001 = Inte	rrupt is priority 1					
		rrupt source is disa	abled				
bit 7	Unimplem	nented: Read as '	)'				
bit 6-4	OC3IP<2:	0>: Output Compa	re Channel	3 Interrupt Prior	rity bits		
	111 = Inte	rrupt is priority 7 (ł	nighest prior	ity interrupt)			
	•						
	•						
	001 = Inte	rrupt is priority 1					
		rrupt source is disa	abled				
bit 3	Unimplem	nented: Read as '	)'				
bit 2-0	DMA2IP<	2:0>: DMA Channe	el 2 Data Tra	ansfer Complete	e Interrupt Prie	ority bits	
		rrupt is priority 7 (ł					
	•						
	•						
	• 001 = Inte	rrupt is priority 1					
		rrupt source is disa	abled				

# REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
	10/00-1	U2TXIP<2:0>	10/00-0		10,00-1	U2RXIP<2:0>	10/00-0		
 bit 15		0217/11 32.02				021001 \$2.02	bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—		INT2IP<2:0>		—		T5IP<2:0>			
bit 7							bit 0		
<u> </u>									
Legend: R = Readab	la hit	) // – ) //ritabla	h:t		monted hit rea				
		W = Writable		-	mented bit, rea		0.11/2		
-n = Value a	IL POR	'1' = Bit is set		'0' = Bit is cle	areo	x = Bit is unkr	IOWN		
bit 15	Unimpleme	ented: Read as '	o <b>'</b>						
bit 14-12	-	D>: UART2 Trans		int Priority hits					
		rupt is priority 7 (							
	•								
	•								
	001 = Interr	upt is priority 1							
	000 = Interr	upt source is dis	abled						
bit 11	Unimpleme	ented: Read as '	0'						
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits								
	111 = Interr	rupt is priority 7 (	highest priori	ty interrupt)					
	•								
	•								
		upt is priority 1							
		upt source is dis							
bit 7	-	ented: Read as '							
bit 6-4		>: External Inter							
	111 = Interr	rupt is priority 7 (	highest priori	ty interrupt)					
	•								
	•								
		upt is priority 1	ablad						
hit 2		upt source is dis							
bit 3 bit 2.0	-	ented: Read as '							
bit 2-0		Timer5 Interrupt	-	ty interrupt)					
			ingriest priori	ty interrupt)					


001 = Interrupt is priority 1

000 = Interrupt source is disabled

© 2007-2012 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C1IP<2:0> <sup>(1)</sup>				C1RXIP<2:0>(1)	
bit 15							bit
		DAMO	<b>D</b> 444 0			<b>D</b> 444.0	<b>D</b> 444 0
U-0	R/W-1	R/W-0 SPI2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 SPI2EIP<2:0>	R/W-0
bit 7		011211 32.02					bit
Legend:							
R = Readabl		W = Writable b	ort	-	mented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn
bit 15	Unimplem	ented: Read as '0	,				
bit 14-12	=	ECAN1 Event Int		ity bits(1)			
		rupt is priority 7 (h	•	•			
	•		0	, I,			
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is disa	bled				
bit 11		ented: Read as '0					
bit 10-8	C1RXIP<2:	0>: ECAN1 Recei	ve Data Re	ady Interrupt Pr	iority bits <sup>(1)</sup>		
	111 = Inter	rupt is priority 7 (h	ighest priori	ity interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	bled				
bit 7	Unimplem	ented: Read as '0	,				
bit 6-4	SPI2IP<2:0	>: SPI2 Event Inte	errupt Priori	ty bits			
	111 = Inter	rupt is priority 7 (h	ighest priori	ity interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	bled				
bit 3		ented: Read as '0					
bit 2-0	-	:0>: SPI2 Error Int		ity bits			
		rupt is priority 7 (h	•	•			
	•		- '	- • •			
	•						
	•						
	0.01 = Inter	rupt is priority 1					

#### DECISTED 7 22



#### REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
-	—	—		—	—	—	_
bit 15	it 15						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	_	—	DMA3IP<2:0>		
bit 7		·					bit 0
Legend:							
R = Readable I	bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	-		

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
0-0	0-0	0-0	0-0	0-0	r\/vv-1	DMA4IP<2:0>	N///-U		
 bit 15		_	_	_		DIVIA4IF \2.0>	bit		
DIL 15							Dit		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_		PMPIP<2:0>			_	_			
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-11	Unimpleme	ented: Read as	ʻ0 <b>'</b>						
bit 10-8	DMA4IP<2:	0>: DMA Chanr	nel 4 Data Tra	Insfer Complete	Interrupt Priori	ty bits			
	111 = Interr	rupt is priority 7	(highest priori	ty interrupt)					
	•								
	•								
	001 = Interr	rupt is priority 1							
	000 = Interr	upt source is dis	sabled						
bit 7	Unimpleme	ented: Read as	ʻ0 <b>'</b>						
bit 6-4	PMPIP<2:0	• • • • • • • • • • • • • • • • • • •							
	111 = Interr	rupt is priority 7	(highest priori	ty interrupt)					
	•								
	•								
	•	untio priority d							
		rupt is priority 1							

# REGISTER 7-25: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

bit 3-0 Unimplemented: Read as '0'

000 = Interrupt source is disabled

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 7-26: IPC14:	INTERRUPT PRIORITY CONTROL REGISTER 14
-----------------------	--

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	_	_	_	_		QEI1IP<2:0>			
oit 15			•				bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_		PWM1IP<2:0>		—	—	—	_		
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own		
bit 15-11	Unimplemer	nted: Read as '	0'						
bit 10-8	QEI1IP<2:0>	QEI1IP<2:0>: QEI1 Interrupt Priority bits							
	111 = Interru	pt is priority 7 (	highest priori	ty interrupt)					
	•								
	•								
		ıpt is priority 1 ıpt source is dis	abled						
bit 7	Unimplemer	nted: Read as '	0'						
bit 6-4	PWM1IP<2:0	PWM1IP<2:0>: PWM1 Interrupt Priority bits							
	111 = Interru	pt is priority 7 (	highest priori	ty interrupt)					
	•								
	•								
	001 = Interru	pt is priority 1							
		ipt source is dis	abled						
			ablea						

	<b>A1IP&lt;2:</b> = Interr	FLTA1IP<2:0> R/W-0 DMA5IP<2:0> W = Writable k '1' = Bit is set ented: Read as '0 0>: PWM Fault A upt is priority 7 (h	)' A Interrupt P	'0' = Bit is cle	U-0 — mented bit, rea eared	RTCIP<2:0> U-0 — ad as '0' x = Bit is unkn	U-0 — bit
U-0 I bit 7 Legend: R = Readable bit -n = Value at POR bit 15 Unit bit 14-12 FLT 111 001 001 000 bit 11 Unit bit 10-8 RTC	mpleme A1IP<2:	DMA5IP<2:0> W = Writable b '1' = Bit is set ented: Read as '0 0>: PWM Fault A	pit ,, A Interrupt P	U = Unimple '0' = Bit is cle	mented bit, rea	 ad as '0'	U-0 — bi
	mpleme A1IP<2:	DMA5IP<2:0> W = Writable b '1' = Bit is set ented: Read as '0 0>: PWM Fault A	pit ,, A Interrupt P	U = Unimple '0' = Bit is cle	mented bit, rea	 ad as '0'	— bi
	mpleme A1IP<2:	DMA5IP<2:0> W = Writable b '1' = Bit is set ented: Read as '0 0>: PWM Fault A	pit ,, A Interrupt P	U = Unimple '0' = Bit is cle	mented bit, rea	 ad as '0'	— bit
-n = Value at POR bit 15 Uni bit 14-12 FLT 111 • • • 001 000 bit 11 Uni bit 10-8 RTC	<b>A1IP&lt;2:</b> = Interr	W = Writable b '1' = Bit is set ented: Read as '0 0>: PWM Fault A	)' A Interrupt P	'0' = Bit is cle			
Legend: R = Readable bit -n = Value at POR bit 15 Uni bit 14-12 FLT 111 • • • 001 000 bit 11 Uni bit 10-8 RTC	<b>A1IP&lt;2:</b> = Interr	'1' = Bit is set ented: Read as '0 0>: PWM Fault A	)' A Interrupt P	'0' = Bit is cle			
R = Readable bit         -n = Value at POR         bit 15       Uni         bit 14-12       FLT         111         • <t< td=""><td><b>A1IP&lt;2:</b> = Interr</td><td>'1' = Bit is set ented: Read as '0 0&gt;: PWM Fault A</td><td>)' A Interrupt P</td><td>'0' = Bit is cle</td><td></td><td></td><td>iown</td></t<>	<b>A1IP&lt;2:</b> = Interr	'1' = Bit is set ented: Read as '0 0>: PWM Fault A	)' A Interrupt P	'0' = Bit is cle			iown
bit 14-12 FLT 111	<b>A1IP&lt;2:</b> = Interr	'1' = Bit is set ented: Read as '0 0>: PWM Fault A	)' A Interrupt P	'0' = Bit is cle			iown
bit 15 Uni bit 14-12 FLT 111 • • • 001 000 bit 11 Uni bit 10-8 RTC	<b>A1IP&lt;2:</b> = Interr	nted: Read as '0 0>: PWM Fault A	A Interrupt P	riority bits	eared	x = Bit is unkn	iown
bit 14-12 FLT 111	<b>A1IP&lt;2:</b> = Interr	0>: PWM Fault A	A Interrupt P	•			
000	<ul> <li>= Intern</li> <li>mpleme</li> <li>CIP&lt;2:0&gt;</li> <li>= Intern</li> <li>= Intern</li> <li>= Intern</li> </ul>	upt is priority 1 upt source is disa onted: Read as '0 >: Real-Time Cloo upt is priority 7 (h upt is priority 1 upt source is disa	<sub>)</sub> ' ck and Caler nighest priori abled		lag Status bits		
	•	nted: Read as '0				aith a baite	
111 • • • 001	= Intern	0>: DMA Channe upt is priority 7 (h upt is priority 1 upt source is disa	nighest priori	-	e menupi Pho	iny dits	

#### CIGTED 7 27

bit 3-0 Unimplemented: Read as '0'

U-0		<b>B</b> / · · · ·	<b>B</b> 4		<b>-</b> <i>a</i> · · · ·		
	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CRCIP<2:0>				U2EIP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		U1EIP<2:0>			_	—	—
bit 7							bi
Legend:							
R = Readabl	e bit	W = Writable t	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 11 bit 10-8	• • 001 = Interr 000 = Interr Unimpleme U2EIP<2:0>	rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as '0 >: UART2 Error Ir rupt is priority 7 (h	abled , <sup>,</sup>	ity bits			
	•			,			
hit 7	000 <b>= Interr</b>	upt is priority 1 upt source is disa					
bit 7 bit 6-4	000 = Interr Unimpleme U1EIP<2:0> 111 = Interr • • 001 = Interr		, <sup>,</sup> nterrupt Prior nighest priorit	•			

#### ....

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_	_	_	_	_		C1TXIP<2:0>(1)		
pit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
		DMA7IP<2:0>				DMA6IP<2:0>		
bit 7							bit (	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	nown	
bit 15-11	Unimpleme	nted: Read as '	0'					
bit 10-8	C1TXIP<2:0	>: ECAN1 Trans	smit Data Re	quest Interrupt	Priority bits <sup>(1)</sup>			
	111 = Interro	upt is priority 7 (l	highest priori	ty interrupt)				
	111 = Interro •	upt is priority 7 (I	highest priori	ty interrupt)				
	111 = Intern •	upt is priority 7 (l	highest priori	ty interrupt)				
	• •		highest priori	ty interrupt)				
	• • 001 = Intern	upt is priority 1		ty interrupt)				
bit 7	• • 001 = Intern 000 = Intern	upt is priority 1 upt source is dis	abled	ty interrupt)				
bit 7 bit 6-4	• • 001 = Intern 000 = Intern Unimpleme	upt is priority 1 upt source is dis <b>nted:</b> Read as '(	abled		a Interrupt Prio	ritv bits		
	• • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 1 upt source is dis <b>nted:</b> Read as 'o <b>0&gt;:</b> DMA Chann	abled o' el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits		
bit 7 bit 6-4	• • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 1 upt source is dis <b>nted:</b> Read as '(	abled o' el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits		
	• • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 1 upt source is dis <b>nted:</b> Read as 'o <b>0&gt;:</b> DMA Chann	abled o' el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits		
	• • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as '( <b>0&gt;:</b> DMA Chann upt is priority 7 (l	abled o' el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits		
	• • • • • • • • • • • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as '( <b>0&gt;:</b> DMA Chann upt is priority 7 (I upt is priority 1	abled <sub>D</sub> ' el 7 Data Tra highest priori	nsfer Complete	e Interrupt Prio	rity bits		
bit 6-4	• • • • • • • • • • • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as 'o <b>0&gt;:</b> DMA Channo upt is priority 7 (l upt is priority 1 upt source is dis	abled o' el 7 Data Tra highest priori abled	nsfer Complete	e Interrupt Prio	rity bits		
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as '( <b>0&gt;:</b> DMA Chann upt is priority 7 (l upt is priority 1 upt source is dis <b>nted:</b> Read as '(	abled <sup>D'</sup> el 7 Data Tra highest priori abled	nsfer Complete ty interrupt)				
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as ' <b>0&gt;:</b> DMA Chann upt is priority 7 (I upt is priority 1 upt source is dis <b>nted:</b> Read as ' <b>0&gt;:</b> DMA Chann	abled D' el 7 Data Tra highest priori abled D' el 6 Data Tra	nsfer Complete ty interrupt) nsfer Complete				
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as '( <b>0&gt;:</b> DMA Chann upt is priority 7 (l upt is priority 1 upt source is dis <b>nted:</b> Read as '(	abled D' el 7 Data Tra highest priori abled D' el 6 Data Tra	nsfer Complete ty interrupt) nsfer Complete				
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as ' <b>0&gt;:</b> DMA Chann upt is priority 7 (I upt is priority 1 upt source is dis <b>nted:</b> Read as ' <b>0&gt;:</b> DMA Chann	abled D' el 7 Data Tra highest priori abled D' el 6 Data Tra	nsfer Complete ty interrupt) nsfer Complete				
	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as ' <b>0&gt;:</b> DMA Chann upt is priority 7 (I upt is priority 1 upt source is dis <b>nted:</b> Read as ' <b>0&gt;:</b> DMA Chann	abled D' el 7 Data Tra highest priori abled D' el 6 Data Tra	nsfer Complete ty interrupt) nsfer Complete				
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis <b>nted:</b> Read as ' <b>0&gt;:</b> DMA Chann upt is priority 7 (I upt is priority 1 upt source is dis <b>nted:</b> Read as ' <b>0&gt;:</b> DMA Chann	abled o' el 7 Data Tra highest priori abled o' el 6 Data Tra highest priori	nsfer Complete ty interrupt) nsfer Complete				

#### 

**Note 1:** Interrupts are disabled on devices without an ECAN<sup>™</sup> module.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
_		QEI2IP<2:0>				FLTA2IP<2:0>			
bit 15	·				•		bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_		PWM2IP<2:0>		_	_	_	_		
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown		
bit 15	-	nted: Read as '							
bit 14-12	QEI2IP<2:0>: QEI2 Interrupt Priority bits								
	111 = Interrupt is priority 7 (highest priority interrupt)								
	•								
	•								
	001 = Interr	upt is priority 1							
	000 = Interr	upt source is dis	abled						
bit 11	Unimpleme	nted: Read as '	0'						
bit 10-8	FLTA2IP<2:	FLTA2IP<2:0>: PWM2 Fault A Interrupt Priority bits							
	111 = Interr	upt is priority 7 (	highest priori	ty interrupt)					
	•								
	•								
	• 001 = Interrupt is priority 1								
		upt source is dis	abled						
bit 7	Unimpleme	nted: Read as '	0'						
bit 6-4	PWM2IP<2:	0>: PWM2 Inter	rupt Priority b	oits					
		upt is priority 7 (							
	•								
	•								
	• 001 - Interr	unt is priority 1							
		upt is priority 1							

bit 3-0

000 = Interrupt source is disabled Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
_		DAC1LIP<2:0>(	1)	_	DAC1RIP<2:0> <sup>(1)</sup>		1)
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
bit 7							bit 0
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
		Unimplemented: Read as '0'					
bit 15	Unimpleme	ented: Read as '	0'				
bit 15 bit 14-12	•	ented: Read as ' 2:0>: DAC Left C		upt Flag Status	bit <sup>(1)</sup>		
	DAC1LIP<2		hannel Interr		bit <sup>(1)</sup>		
	DAC1LIP<2	2:0>: DAC Left C	hannel Interr		bit <sup>(1)</sup>		
	DAC1LIP<2	2:0>: DAC Left C	hannel Interr		bit <sup>(1)</sup>		
	DAC1LIP<2 111 = Interr •	2:0>: DAC Left C upt is priority 7 (	hannel Interr		bit <sup>(1)</sup>		
	DAC1LIP<2 111 = Interr	2:0>: DAC Left C upt is priority 7 ( upt is priority 1	hannel Interr highest priori		bit <sup>(1)</sup>		
	DAC1LIP<2 111 = Interr	2:0>: DAC Left C upt is priority 7 (	hannel Interr highest priori abled		bit <sup>(1)</sup>		

#### CIETED 7 24

•

bit 7-0

001 = Interrupt is priority 1 000 = Interrupt source is disabled

Unimplemented: Read as '0'

Note 1: Interrupts are disabled on devices without an Audio DAC module.

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

### **REGISTER 7-32: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER**

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	_	_	_		IL	R<3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—				VECNUM<6:0	>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown	
bit 11-8	1111 = CPU • • • 0001 = CPU	ew CPU Interru Interrupt Priorit	y Level is 15 y Level is 1	/el dits			
bit 7		Interrupt Priorit <b>ted:</b> Read as '	-				
bit 6-0	VECNUM<6: 0111111 =   • •	• <b>0&gt;:</b> Vector Nun nterrupt Vector	nber of Pendii pending is nu	imber 135	:		
		nterrupt Vector nterrupt Vector					

### 7.6 Interrupt Setup Procedures

#### 7.6.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 7.6.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 7.6.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 7.6.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the  ${\tt POP}$  instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

# 8.0 DIRECT MEMORY ACCESS (DMA)

- **Note 1:** This data sheet summarizes the features the dsPIC33FJ32MC302/304, of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read From Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	0000000	—	—
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	—
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	—
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
ADC1 – ADC1 Convert Done	0001101	0x0300 (ADC1BUF0)	—
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	—
PMP - Master Data Transfer	0101101	0x0608 (PMDIN1)	0x0608 (PMDIN1)
ECAN1 – TX Data Request	1000110	—	0x0442 (C1TXD)
DAC1 - Right Data Output	1001110	—	0x3F6 (DAC1RDAT)
DAC2 - Left Data Output	1001111	—	0x03F8 (DAC1LDAT)

### TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

The DMA controller features eight identical data transfer channels.


Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Eight DMA channels
- Register Indirect with Post-increment Addressing mode
- Register Indirect without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- · Byte or word transfers
- · Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- · Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.



#### FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

### 8.1 DMA Resources

Many useful resources related to DMA are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

#### 8.1.1 KEY RESOURCES

- Section 38. "Direct Memory Access (Part III)" (DS70215)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 8.2 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAxSTA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

DAMA	D 444 A	DAMA	DAVA		11.0		11.0										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0										
CHEN	SIZE	DIR	HALF	NULLW	_	—											
bit 15							bit										
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0										
—	_	AMOD	E<1:0>		—	MODE	=<1:0>										
bit 7							bit										
Legend:																	
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'											
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown										
bit 15	CHEN: Char	nel Enable bit															
	1 = Channel	enabled															
	0 = Channel	disabled															
bit 14	SIZE: Data T	ransfer Size bit	t														
	1 = Byte																
	0 = Word																
bit 13	<b>DIR:</b> Transfer Direction bit (source/destination bus select)																
			•	to peripheral ado o DMA RAM ado													
bit 12	HALF: Early	Block Transfer	Complete Int	errupt Select bit													
			•	pt when half of pt when all of th													
bit 11		I Data Peripher	-	-													
		write to periph		n to DMA RAM	write (DIR bit r	nust also be cle	ear)										
bit 10-6		nted: Read as '	0'														
bit 5-4	•			Mode Select bits													
	<ul><li>11 = Reserved (acts as Peripheral Indirect Addressing mode)</li><li>10 = Peripheral Indirect Addressing mode</li></ul>																
	01 = Register Indirect without Post-Increment mode																
		er Indirect with F		nt mode													
bit 3-2	Unimplemer	nted: Read as '	0'														
bit 1-0	MODE<1:0>: DMA Channel Operating Mode Select bits																
					nsfer from/to e	each DMA RAM	buffer)										
	10 = Continu	ious. Pina-Pona	n modes enab	bled			<ul><li>11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)</li><li>10 = Continuous, Ping-Pong modes enabled</li></ul>										
		ot, Ping-Pong															

#### DECISTED 0 4

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
FORCE <sup>(1)</sup>		—		_	—		—
bit 15					•		bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				IRQSEL<6:0>	(2)		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	FORCE: For	rce DMA Transfe	er bit <sup>(1)</sup>				
		single DMA trans	•	,			
	0 = Automat	ic DMA transfer	initiation by D	MA request			
bit 14-7	Unimpleme	nted: Read as '0	)'				

**Note 1:** This bit cannot be cleared by the user. It is cleared by hardware when the forced DMA transfer is complete.

000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ

2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits<sup>(2)</sup>

bit 6-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		STA	<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		STA	<7:0>			
						bit 0
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
	R/W-0	R/W-0 R/W-0	STA R/W-0 R/W-0 R/W-0 STA	STA<15:8>           R/W-0         R/W-0         R/W-0           STA<7:0>         STA<7:0>	STA<15:8>           R/W-0         R/W-0         R/W-0           STA<7:0>           bit         W = Writable bit         U = Unimplemented bit, real	STA < 15:8> $R/W-0 R/W-0 R/W-0 R/W-0 R/W-0$ $STA < 7:0>$ bit W = Writable bit U = Unimplemented bit, read as '0'

# REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A<sup>(1)</sup>

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

**Note 1:** A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

### REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

**Note 1:** A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	)<7:0>			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

### **REGISTER 8-5:** DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER<sup>(1)</sup>

bit 15-0 PAD<15:0>: Peripheral Address Register bits

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

### REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	_	—	—	—	CNT<	9:8> <b>(2)</b>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CNT	<7:0> <sup>(2)</sup>				
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, rea	read as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits<sup>(2)</sup>

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0			
bit 15							bit 8			
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0			
bit 7	7.110020	/	ATTOOL	7410020	////0022	7.110021	bit			
Legend:		C = Clear onl	y bit							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
bit 15		nannel 7 Peript	oral Write Col	llision Flag hit						
	1 = Write coll	ision detected		insion riag bit						
bit 14		nannel 6 Periph		lision Flag bit						
		ision detected collision detected	ed							
bit 13	PWCOL5: CI	nannel 5 Periph	neral Write Col	llision Flag bit						
		ision detected collision detected	ed							
bit 12	PWCOL4: Channel 4 Peripheral Write Collision Flag bit									
		ision detected collision detected	ed							
bit 11	PWCOL3: Channel 3 Peripheral Write Collision Flag bit									
		ision detected collision detected	ed							
bit 10	PWCOL2: Channel 2 Peripheral Write Collision Flag bit									
		ision detected collision detected	ed							
bit 9	<b>PWCOL1:</b> Channel 1 Peripheral Write Collision Flag bit									
		ision detected collision detected	ed	-						
bit 8	<b>PWCOL0:</b> Channel 0 Peripheral Write Collision Flag bit									
	1 = Write collision detected 0 = No write collision detected									
bit 7		nannel 7 DMA		llision Flag bit						
	1 = Write coll	ision detected								
bit 6	<b>XWCOL6:</b> Channel 6 DMA RAM Write Collision Flag bit									
	1 = Write coll	ision detected collision detected		-						
bit 5	XWCOL5: CI	nannel 5 DMA I	RAM Write Co	llision Flag bit						
		ision detected collision detect	ed							
bit 4	XWCOL4: CI	nannel 4 DMA I	RAM Write Co	llision Flag bit						
	1 = Write coll	ision detected collision detected		-						

### REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

# REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	<ul><li>1 = Write collision detected</li><li>0 = No write collision detected</li></ul>
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	<ul><li>1 = Write collision detected</li><li>0 = No write collision detected</li></ul>
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	<ul><li>1 = Write collision detected</li><li>0 = No write collision detected</li></ul>
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	<ul> <li>1 = Write collision detected</li> <li>0 = No write collision detected</li> </ul>

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1					
_	—	—	_		LSTCH	1<3:0>						
oit 15							bit					
		<b>D</b> 0		<b>D</b> 0		<b>D</b> 0						
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
PPST7 bit 7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0					
							bit					
_egend:												
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown					
bit 15-12	Unimplemen	ted: Read as '	0'									
bit 11-8	-	: Last DMA Ch		oits								
	1111 <b>= No Di</b>	MA transfer ha	s occurred sir	nce system Res	et							
	1110-1000 =											
	0111 = Last data transfer was by DMA Channel 7											
	0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5											
	0100 = Last data transfer was by DMA Channel 4											
	0011 = Last data transfer was by DMA Channel 3											
	0010 = Last data transfer was by DMA Channel 2											
	0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0											
bit 7		PPST7: Channel 7 Ping-Pong Mode Status Flag bit										
	1 = DMA7STE	B register select A register select	cted	0								
bit 6	PPST6: Chan	inel 6 Ping-Por	ng Mode Statu	ıs Flag bit								
		B register seled A register seled										
bit 5	PPST5: Chan	nel 5 Ping-Por	ng Mode Statu	ıs Flag bit								
		B register select		-								
bit 4	PPST4: Chan	inel 4 Ping-Por	ng Mode Statu	ıs Flag bit								
		3 register seled A register seled										
bit 3	PPST3: Chan	inel 3 Ping-Por	ng Mode Statu	ıs Flag bit								
		B register seled A register seled										
bit 2	PPST2: Channel 2 Ping-Pong Mode Status Flag bit											
		B register select A register select										
bit 1	PPST1: Chan	inel 1 Ping-Por	ng Mode Statu	ıs Flaq bit								
		3 register seled	-	0								
		A register selec										
bit 0	PPST0: Chan	inel 0 Ping-Por	ng Mode Statu	ıs Flag bit								
		-	-	-								
		3 register select A register select										

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

### REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAE	)R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

© 2007-2012 Microchip Technology Inc.


NOTES:

### 9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 39. "Oscillator (Part III)" (DS70216) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Non-volatile Configuration bits for main oscillator selection
- · An auxiliary crystal oscillator for audio DAC
- A simplified diagram of the oscillator system is shown in Figure 9-1.



### 9.1 CPU Clocking System

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices provide seven system clock options:

- · Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- · Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

### 9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> bits (CLKDIV<10:8>).

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 9.1.4 "PLL Configuration".

The FRC frequency depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

### 9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected by using the Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 28.1 "Configuration Bits" for further details.) The Initial Oscillator Configuration Selection bits. FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Configuration Select bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJ32MC302/ 304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

# EQUATION 9-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

### 9.1.3 AUXILIARY OSCILLATOR

The Auxiliary Oscillator (AOSC) can be used for peripheral that needs to operate at a frequency unrelated to the system clock such as DAC.

The Auxiliary Oscillator can use one of the following as its clock source:

- Crystal (XT): Crystal and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the SOCI and SOSCO pins.
- High-Speed Crystal (HS): Crystals in the range of 10 to 40 Hz. The crystal is connected to the SOSCI and SOSCO pins.
- External Clock (EC): External clock signal up to 64 MHz. The external clock signal is directly applied to SOSCI pin.

#### 9.1.4 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as FIN, is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor, N1, is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor M, by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor N2. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). N2 can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output FIN, the PLL output FOSC is given by:

#### EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \bullet \left(\frac{M}{N1 \bullet N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8 MHz 8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100 MHz - 200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

#### EQUATION 9-3: XT WITH PLL MODE EXAMPLE

$$F_{CY} = \frac{F_{OSC}}{2} = \frac{1}{2} \left( \frac{1000000 \bullet 32}{2 \bullet 2} \right) = 40 MIPS$$

#### FIGURE 9-2: dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/ X04 PLL BLOCK DIAGRAM



Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	-
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

### 9.2 Oscillator Resources

Many useful resources related to Oscillator Configuration are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 9.2.1 KEY RESOURCES

- Section 39. "Oscillator (Part III)" (DS70216)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 9.3 Oscillator Control Registers

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y			
		COSC<2:0>								
bit 15							bit 8			
R/W-0	) R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0			
CLKLO		LOCK	0-0	CF	0-0	LPOSCEN	OSWEN			
bit 7		LOOK					bit 0			
						ation bits on POF	२			
R = Read	able bit	W = Writable	oit	U = Unimple	mented bit, rea	d as '0'				
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own			
bit 15	Unimplomor	ted: Dood oo '	`,							
bit 14-12	-	nted: Read as '		hite (road only	)					
DIL 14-12		Current Oscilla C (FRC) oscilla			)					
		C (FRC) oscilla								
		ower RC (LPR								
		dary Oscillator								
		y oscillator (XT,		PLL						
		ry oscillator (XT, C (FRC) oscilla		-by-N and PL	(FRCDIVN +	PLL)				
		C (FRC) oscilla								
bit 11	Unimplemer	ted: Read as '	)'							
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bits	<sub>S</sub> (2)						
		C (FRC) oscilla								
		C (FRC) oscilla		e-by-16						
		ower RC (LPRC dary Oscillator	·							
		y oscillator (XT,		PLL						
		y oscillator (XT,								
		C (FRC) oscilla		e-by-N and PL	L (FRCDIVN +	PLL)				
bit 7		C (FRC) oscilla								
	-	CLKLOCK: Clock Lock Enable bit If clock switching is enabled and FSCM is disabled, (FCKSM<1:0> (FOSC<7:6>) = 0b01)								
		itching is disab				00 1.0 / 0.00	<u>· /</u>			
	0 = Clock sv	vitching is enabl	ed, system cl	ock source ca	n be modified b	y clock switching	9			
bit 6		IOLOCK: Peripheral Pin Select Lock bit								
	•	<ul> <li>Peripherial pin select is locked, write to peripheral pin select registers not allowed</li> <li>Peripherial pin select is not locked, write to peripheral pin select registers allowed</li> </ul>								
hit 5	-	Lock Status bit (		nte to peripher	ai pin select re	gisters allowed				
bit 5		s that PLL is in I	• /	tart-un timer is	satisfied					
		s that PLL is out				L is disabled				
bit 4	Unimplemer	nted: Read as '	)'							
Note 1:	Writes to this regis									
•	in the "dsPIC33F/	-								
2:	Direct clock switch This applies to clo	ck switches in e	either direction	n. In these inst	ances, the app					
3:	mode as a transiti This register is res				:5.					
5.	THIS TEGISLET IS LES	ber only on a Po	wei-on Resel	$(1^{\circ}OR)$ .						

**REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,3)</sup>

© 2007-2012 Microchip Technology Inc.

## **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,3)</sup> (CONTINUED)

- bit 3 CF: Clock Fail Detect bit (read/clear by application)
  - 1 = FSCM has detected clock failure
  - 0 = FSCM has not detected clock failure
- bit 2 Unimplemented: Read as '0'
- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
  - 1 = Enable secondary oscillator
  - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
  - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
  - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 39. "Oscillator (Part III)"** (DS70216) in the *"dsPIC33F/PIC24H Family Reference Manual"* (available from the Microchip web site) for details.
  - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
  - 3: This register is reset only on a Power-on Reset (POR).

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0 ROI	R/W-U	DOZE<2:0>	R/W-1	DOZEN <sup>(1)</sup>	-	FRCDIV<2:0>	R/W-0
bit 15		D02E<2.02		DOZEN()		FRCDIV-2.02	bit
							DIL
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLP(	OST<1:0>	—			PLLPRE<4:0>		
bit 7							bit
Legend:		-	-	ration bits on PC			
R = Readabl		W = Writable b	bit	U = Unimplem			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkno	own
L:1 4 F							
bit 15		er on Interrupt bit ts clear the DOZ		o processor clo	ck/poriphoral c	lock ratio is sot	to 1:1
		ts have no effect			ck/periprieral c	IUCK TALIO IS SEL	10 1.1
bit 14-12		: Processor Cloc					
	111 = Fcy/1	28					
	110 = Fcy/6						
	101 = Fcy/3 100 = Fcy/1						
	011 = FCY/I						
	010 = FCY/4						
	001 = Fcy/2						
	000 = Fcy/1		(4)				
bit 11		ZE Mode Enable					
		2:0> field specifie or clock/periphe			oheral clocks a	nd the processo	or clocks
bit 10-8		D>: Internal Fast					
		divide by 256					
	110 <b>= FRC</b>						
	101 <b>= FRC (</b>						
	100 <b>= FRC</b> (	•					
	011 = FRC (	•					
	010 = FRC ( 001 = FRC (						
		divide by 1 (defai	ult)				
bit 7-6		1:0>: PLL VCO (	-	r Select bits (als	o denoted as '	N2', PLL postsc	aler)
	11 = Output					•	
	10 = Reserv						
	01 = Output						
	00 = Output						
bit 5	-	nted: Read as '0					
bit 4-0		0>: PLL Phase E	etector Inpu	t Divider bits (als	so denoted as	'N1', PLL presc	aler)
	11111 = Inp	uu/33					
	•						
	•						
	• • 00001 = Inp	ut/3					

#### **Note 1:** This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This register is reset only on a Power-on Reset (POR).

REGISTER	(9-3: PLLF	BD: PLL FEE	DBACK DIV	ISOR REGIS							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 <sup>(1)</sup>				
	_	—	—	_	_	_	PLLDIV<8>				
bit 15							bit 8				
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
10/00-0	10,00-0	10/00-1		IV<7:0>	10.00-0	11/00-0	10,00-0				
bit 7			I LLD	10 -1.02			bit C				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value a	at POR	'1' = Bit is set	= Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-9	Unimplemer	nted: Read as '	0'								
bit 8-0	PLLDIV<8:0	. PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)									
	111111111	= 513									
	•										
	•										
	•										
	000110000	= 50 (default)									
	•										
	•										
	•										
	00000010	= 4									
	000000001	= 3									

# REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER<sup>(1)</sup>

000000001 = 3 000000000 = 2

## Note 1: This register is reset only on a Power-on Reset (POR).

# **REGISTER 9-4:** OSCTUN: FRC OSCILLATOR TUNING REGISTER<sup>(2)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	—	—		—			—				
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			TUN	<5:0> <sup>(1)</sup>						
bit 7							bit 0				
Legend:											
R = Readabl	le bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15-6	Unimplemen	ted: Read as '	)'								
bit 5-0	TUN<5:0>: FI	TUN<5:0>: FRC Oscillator Tuning bits <sup>(1)</sup>									
	111111 <b>= Ce</b>	1111111 = Center frequency -0.375% (7.345 MHz)									
	•										
	•										
	•										
	100000 <b>= Ce</b> 011111 <b>= Ce</b>	nter frequency nter frequency nter frequency nter frequency	-12% (6.49 M +11.625% (8.	IHz) 23 MHz)							
	•										
	•										

- 000001 = Center frequency +0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal)
- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
  - 2: This register is reset only on a Power-on Reset (POR).

REGISTER 9-5:	ACLKCON: AUXILIARY CLOCK DIVISOR CONTROL REGISTER <sup>(1)</sup>
---------------	--

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_	SELACLK	AOSCI	MD<1:0>	A	PSTSCLR<2:0>					
bit 15							bit				
<b>D</b> #44 0											
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
ASRCSEL bit 7			_	_	_	_	bit				
							DIL				
Legend:											
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	Iown				
bit 15-14	Unimplemen	ted: Read as '0	)'								
bit 13		SELACLK: Select Auxiliary Clock Source for Auxiliary Clock Divider									
-	SELACER. S	elect Auxiliary C			Dent Britael						
-		Oscillators prov		-		ivider					
-	1 = Auxiliary (		ides the sour	ce clock for Au	ixiliary Clock Di						
bit 12-11	1 = Auxiliary ( 0 = PLL outpu	Oscillators prov	ides the sour les the sourc	ce clock for Au e clock for the	ixiliary Clock Di						
bit 12-11	1 = Auxiliary ( 0 = PLL outpu AOSCMD<1:	Oscillators prov ut (Fosc) provid	ides the sour les the sourc scillator Mode	ce clock for Au e clock for the	ixiliary Clock Di						
bit 12-11	1 = Auxiliary ( 0 = PLL outpu <b>AOSCMD&lt;1:</b> 11 = EC Exte	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os	ides the sour les the sourc scillator Mode e Select	ce clock for Au e clock for the	ixiliary Clock Di						
bit 12-11	1 = Auxiliary ( 0 = PLL outpu AOSCMD<1: 11 = EC Exte 10 = XT Oscil	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod	ides the sour les the sourc scillator Mode e Select ect	ce clock for Au e clock for the	ixiliary Clock Di						
bit 12-11	1 = Auxiliary ( 0 = PLL outpu <b>AOSCMD&lt;1:</b> 11 = EC Exte 10 = XT Oscii 01 = HS Osci	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os rnal Clock Mod llator Mode Sele	ides the sour les the sourc scillator Mode e Select ect ect	ce clock for Au e clock for the e	ixiliary Clock Di						
bit 12-11 bit 10-8	1 = Auxiliary ( 0 = PLL outpu <b>AOSCMD&lt;1:</b> 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sele llator Mode Sele	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di						
	1 = Auxiliary 0 0 = PLL outpu <b>AOSCMD&lt;1:</b> 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary <b>APSTSCLR&lt;</b>	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sel illator Mode Sel o Oscillator Disa <b>2:0&gt;:</b> Auxiliary	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di						
	1 = Auxiliary ( 0 = PLL outpu <b>AOSCMD&lt;1:</b> 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sel illator Mode Sel of Oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di						
	1 = Auxiliary ( 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di						
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 110 = Divideo	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2 d by 4	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di						
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sel (llator Mode Sel (oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di						
	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sel dilator Mode Sel doscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32	ides the sour les the sourc scillator Mode e Select ect ect ect ibled (default	ce clock for Au e clock for the e	ixiliary Clock Di						
	1 = Auxiliary ( 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 010 = Divideo 011 = Divideo	Oscillators provut (Fosc) provid <b>0&gt;:</b> Auxiliary Os rnal Clock Mod llator Mode Sele (Oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 64	ides the sourc les the sourc scillator Mode e Select ect ect ubled (default Clock Output	ce clock for Au e clock for the e	ixiliary Clock Di						
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscii 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 64 d by 256 (defaul	ides the sourc les the sourc scillator Mode e Select ect ect bled (default Clock Output	ce clock for Au e clock for the e ) : Divider	ixiliary Clock Di Auxiliary Clock						
	<pre>1 = Auxiliary 0 0 = PLL output AOSCMD&lt;1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR&lt; 111 = Divided 100 = Divided 101 = Divided 011 = Divided 011 = Divided 010 = Divided 000 = Divided 000 = Divided ASRCSEL: S</pre>	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2 d by 4 d by 4 d by 32 d by 4 d by 32 d by 64 d by 256 (defaul select Reference	ides the sourc les the sourc scillator Mode e Select ect clock (default Clock Output	ce clock for Au e clock for the e ) : Divider ce for Auxiliary	ixiliary Clock Di Auxiliary Clock						
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2 d by 4 d by 8 d by 16 d by 32 d by 4 d by 256 (defaul select Reference Oscillator is the 0	ides the sourc les the sourc scillator Mode e Select ect clock Output Clock Output	ce clock for Au e clock for the e ) Divider	ixiliary Clock Di Auxiliary Clock						
bit 10-8	1 = Auxiliary 0 0 = PLL output AOSCMD<1: 11 = EC Exte 10 = XT Oscil 01 = HS Osci 00 = Auxiliary APSTSCLR< 111 = Divideo 101 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 000 = Divideo	Oscillators prov ut (Fosc) provid <b>0&gt;:</b> Auxiliary Os mal Clock Mod llator Mode Sele (llator Mode Sele (oscillator Disa <b>2:0&gt;:</b> Auxiliary d by 1 d by 2 d by 4 d by 4 d by 32 d by 4 d by 32 d by 64 d by 256 (defaul select Reference	ides the sourc les the sourc scillator Mode e Select ect clock Output Clock Output	ce clock for Au e clock for the e ) Divider	ixiliary Clock Di Auxiliary Clock						

Note 1: This register is reset only on a Power-on Reset (POR).

### 9.4 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

### 9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 28.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

#### 9.4.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).

Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

- 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
- 3: Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

# 9.5 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

<sup>© 2007-2012</sup> Microchip Technology Inc.

NOTES:

#### 10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 9. Watchdog Timer and Power-Saving Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices can manage power consumption in four ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

## 10.1 Clock Frequency and Clock Switching

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in detail in Section 9.0 "Oscillator Configuration".

#### 10.2 Instruction-Based Power-Saving Modes

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

#### 10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP\_MODE ; Put the device into Sleep mode PWRSAV #IDLE MODE ; Put the device into Idle mode

#### 10.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2 to 4 cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

#### 10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

## 10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

### 10.5 Power-Saving Resources

Many useful resources related to power-saving modes are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

#### 10.5.1 KEY RESOURCES

- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- · Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 10.6 Power-Saving Registers

R/W-0	10-1: PMD1 R/W-0	R/W-0	R/W-0	E DISABLE C R/W-0	R/W-0	R/W-0	U-0	
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWM1MD	_	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
l2C1MD bit 7	U2MD	U1MD	SPI2MD	SPI1MD		C1MD	AD1MD bit (	
							Dit C	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15		5 Module Disal						
		odule is disable odule is enable						
bit 14	T4MD: Timer4	4 Module Disal	ble bit					
	-	odule is disable						
		odule is enable						
bit 13	<b>T3MD:</b> Timer3 Module Disable bit 1 = Timer3 module is disabled							
		odule is enable						
bit 12	T2MD: Timer2	2 Module Disal	ble bit					
	-	odule is disable						
bit 11		odule is enable 1 Module Disal						
	-	odule is disable						
	-	odule is enable						
bit 10	QEI1MD: QEI	1 Module Disa	able bit					
		lule is disableo lule is enabled						
bit 9		WM1 Module [						
bit 0		odule is disable						
	0 = PWM1 mo	odule is enable	ed					
bit 8	=	ted: Read as '						
bit 7		Module Disat	ole bit					
	$1 = I^2 C1 \mod 0$ $0 = I^2 C1 \mod 0$	ule is disabled						
bit 6		2 Module Disa	ble bit					
	1 = UART2 m	odule is disabl	ed					
		odule is enable						
bit 5		1 Module Disa						
		odule is disabl						
bit 4		2 Module Disa						
		lule is disabled						
		lule is enabled						
bit 3		1 Module Disa						
	T = 2511 mod	lule is disabled	l					

# REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

#### **REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)**

- bit 2 Unimplemented: Read as '0'
- bit 1 C1MD: ECAN1 Module Disable bit
  - 1 = ECAN1 module is disabled
    - 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit
  - 1 = ADC1 module is disabled 0 = ADC1 module is enabled

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
IC8MD	IC7MD	—	—	—	—	IC2MD	IC1MD				
bit 15							bit				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_		_	OC4MD	OC3MD	OC2MD	OC1MD				
bit 7							bit				
Legend:											
R = Readat	ole bit	W = Writable	e bit	U = Unimpler	nented bit, read	1 as '0'					
-n = Value a		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkr	iown				
bit 15	IC8MD: Inpu	t Capture 8 Mo	dule Disable b	it							
		oture 8 module									
	0 = Input Cap	oture 8 module	is enabled								
bit 14	IC7MD: Input Capture 7 Module Disable bit										
	<ul> <li>1 = Input Capture 7 module is disabled</li> <li>0 = Input Capture 7 module is enabled</li> </ul>										
bit 13-10		nted: Read as									
bit 9	-		odule Disable b	it							
	1 = Input Cap	oture 2 module	is disabled								
		oture 2 module		.,							
bit 8		IC1MD: Input Capture 1 Module Disable bit 1 = Input Capture 1 module is disabled									
		oture 1 module oture 1 module									
bit 7-4		nted: Read as									
bit 3	-	OC4MD: Output Compare 4 Module Disable bit									
	1 = Output C	ompare 4 mod	lule is disabled								
bit 2	<ul> <li>0 = Output Compare 4 module is enabled</li> <li>OC3MD: Output Compare 3 Module Disable bit</li> </ul>										
	1 = Output C	ompare 3 mod	lule is disabled								
bit 1	•	<ul> <li>0 = Output Compare 3 module is enabled</li> <li>OC2MD: Output Compare 2 Module Disable bit</li> </ul>									
	1 = Output C	ompare 2 mod	ule is disabled lule is enabled								
bit 0		-	1 Module Disat	ole bit							
		• •	ule is disabled								

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_	—	_	—	_	CMPMD	RTCCMD	PMPMD			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
CRCMD	DAC1MD	QEI2MD	PWM2MD	_	_		—			
bit 7							bit 0			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15-11	Unimplement	ted: Read as '	0'							
bit 10	CMPMD: Con	nparator Modu	le Disable bit							
		<ul><li>1 = Comparator module is disabled</li><li>0 = Comparator module is enabled</li></ul>								
	•									
bit 9		RTCCMD: RTCC Module Disable bit								
		dule is disable dule is enable								
bit 8										
	PMPMD: PMP Module Disable bit 1 = PMP module is disabled									
		lule is enabled								
bit 7	CRCMD: CRO	C Module Disa	ble bit							
	1 = CRC mod	lule is disabled								
	0 = CRC mod	ule is enabled								
bit 6		C1 Module Di								
		dule is disable								
64 <i>6</i>		dule is enable								
bit 5		l2 Module Disa lule is disablec								
		lule is enabled								
bit 4		WM2 Module D								
		odule is disable								
		odule is enable								
bit 3-0	Unimplement	ted: Read as '	0'							

NOTES:

## 11.0 I/O PORTS

- This data sheet summarizes the features Note 1: the dsPIC33FJ32MC302/304. of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 of family devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

## 11.1 Parallel I/O (PIO) Ports


Generally, a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents loop through, in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.



#### 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams**" for the available pins and their functionality.

#### 11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

#### 11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be an NOP, as shown in Example 11-1.

#### 11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-ofstate.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

**Note:** Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	OxFFOO, WO	;	Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	;	and PORTB<7:0> as outputs
NOP		;	Delay 1 cycle
btss	PORTB, #13	;	Next Instruction

#### 11.6 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

#### 11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation RPn in their full pin designation, where RP designates a remappable peripheral and n is the remappable pin number.

#### 11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


#### 11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-20). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 Illustrates remappable pin selection for U1RX input.

Note:	For input mapping only, the Peripheral Pin
	Select (PPS) functionality does not have
	priority over the TRISx settings.
	Therefore, when configuring the RPx pin
	for input, the corresponding bit in the
	TRISx register must also be configured for
	input (i.e., set to '1').

#### FIGURE 11-2: REMAPPABLE MUX INPUT FOR U1RX




Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
PWM1 Fault	FLTA1	RPINR12	FLTA1R<4:0>
PWM2 Fault	FLTA2	RPINR13	FLTA2R<4:0>
QEI1 Phase A	QEA1	RPINR14	QEA1R<4:0>
QEI1 Phase B	QEB1	RPINR14	QEB1R<4:0>
QEI1 Index	INDX1	RPINR15	INDX1R<4:0>
QEI2 Phase A	QEA2	RPINR16	QEA2R<4:0>
QEI2Phase B	QEB2	RPINR16	QEB2R<4:0>
QEI2 Index	INDX2	RPINR17	INDX2R<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>

**Note 1:** Unless otherwise noted, all inputs use Schmitt input buffers.

#### 11.6.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-21 through Register 11-33). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.



#### TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
C1OUT	00001	RPn tied to Comparator1 Output
C2OUT	00010	RPn tied to Comparator2 Output
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
U2TX	00101	RPn tied to UART2 Transmit
U2RTS	00110	RPn tied to UART2 Ready To Send
SDO1	00111	RPn tied to SPI1 Data Output
SCK1	01000	RPn tied to SPI1 Clock Output
SS1	01001	RPn tied to SPI1 Slave Select Output
SDO2	01010	RPn tied to SPI2 Data Output
SCK2	01011	RPn tied to SPI2 Clock Output
SS2	01100	RPn tied to SPI2 Slave Select Output
C1TX	10000	RPn tied to ECAN1 Transmit
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2
OC3	10100	RPn tied to Output Compare 3
OC4	10101	RPn tied to Output Compare 4
UPDN1	11010	RPn tied to QEI1 direction (UPDN) status
UPDN2	11011	RPn tied to QEI2 direction (UPDN) status

© 2007-2012 Microchip Technology Inc.

#### 11.6.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. The dsPIC33F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- · Continuous state monitoring
- Configuration bit pin select lock

#### 11.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers;

clearing IOLOCK allows writes.

To set or clear the IOLOCK bit, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) the IOLOCK bit as a single operation.

Note:	MPLAB <sup>®</sup> C30 provides built-in C language functions for unlocking the OSCCON register:
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value) See MPLAB IDE Help for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

#### 11.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

#### 11.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY Configuration bit (FOSC<5>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

# 11.7 I/O Helpful Tips

- In some cases, certain pins as defined in TABLE 1. 31-9: "DC Characteristics: I/O Pin Input Specifications" under "Injection Current", have internal protection diodes to VDD and VSS. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin, 2. (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-toright. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- 4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin, and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD-0.8) not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 31.0 "Electrical Characteristics" for additional information.

## 11.8 I/O Resources

Many useful resources related to Resets are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 11.8.1 KEY RESOURCES

- Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

#### 11.9 Peripheral Pin Select Registers

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 family of devices implement 33 registers for remappable peripheral configuration:

- 20 Input Remappable Peripheral Registers:
  - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR21, PRINR23, and PRINR26
- 13 Output Remappable Peripheral Registers:
  - RPOR0-RPOR12

Note:	Inpu	t and output	t reg	gister v	/alue	es can	only
	be	changed	if	the	IOI	OCK	bit
	(OS	CCON<6>)	is	set	to	'0'.	See
	Sec	tion 11.6.3.1	I	"Cont	rol	Reg	ister
	Loc	k" for a spec	cific	comm	and	seque	ence.

#### REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—				INT1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_			_	_	_		_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

bit 12-8	<b>INT1R&lt;4:0&gt;:</b> Assign External Interrupt 1 (INTR1) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-0	Unimplemented: Read as '0'

#### REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	_	—	—	_	_
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	—			INTR2R<4:0>	•	
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INTR2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25 •

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			T3CKR<4:0		
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_					T2CKR<4:0	>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
	•						
	• 00001 = Inp	ut tied to RP1					
	00000 <b>= Inp</b>	ut tied to RP0					
bit 7-5	Unimplemer	nted: Read as '	כי				
bit 4-0	T2CKR<4:0>	Assign Timer2	2 External Clo	ock (T2CK) to t	he correspond	ling RPn pin	
		ut tied to Vss ut tied to RP25					
	•						
	•						
	•	ut fied to DD4					
		ut tied to RP1 ut tied to RP0					

# REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

REGISTER	11-4: RPIN	R4: PERIPHE	RAL PIN SE	ELECT INPUT	REGISTER	4	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			T5CKR<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			T4CKR<4:0	>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a		'1' = Bit is set	1	'0' = Bit is cle		x = Bit is unki	nown
bit 15-13	-	nted: Read as '					
bit 12-8		>: Assign Timer	5 External Cl	ock (T5CK) to tl	he correspond	ling RPn pin	
		out tied to Vss					
	11001 = inp	out tied to RP25					
	•						
	•						
	00001 <b>= Inc</b>	out tied to RP1					
		out tied to RP0					
bit 7-5	Unimpleme	nted: Read as '	0'				
bit 4-0	T4CKR<4:0	>: Assign Timer	4 External Cl	ock (T4CK) to tl	he correspond	ling RPn pin	
		out tied to Vss					
	11001 <b>= Inp</b>	out tied to RP25					
	•						
	•						
	•	ut tigd to DD4					
		out tied to RP1					

# REGISTER 11-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

00000 = Input tied to RP0

REGISTER		R7: PERIPHE	_	_			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			IC2R<4:0>		
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—			IC1R<4:0>		
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
	•						
		out tied to RP1 out tied to RP0					
bit 7-5	Unimpleme	nted: Read as '	0'				
bit 4-0	IC1R<4:0>:	Assign Input Ca	apture 1 (IC1)	to the correspo	onding RPn pir	I	
		out tied to Vss out tied to RP25					
	•						
	•						
	00001 = Inp 00000 = Inp	out tied to RP1					

# REGISTER 11-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

REGISTER	11-6: RPINF	R10: PERIPHE	ERAL PIN S	ELECT INPU	IT REGISTER	RS 10	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_			IC8R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			IC7R<4:0>		
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 12-8	11111 <b>= Inp</b> u	ut tied to RP25 ut tied to RP1			nung Ken pin		
bit 7-5	Unimplemen	ted: Read as '	)'				
bit 4-0	11111 <b>= Inp</b> u	Assign Input Ca ut tied to Vss ut tied to RP25	pture 7 (IC7)	to the correspo	onding RPn pin	I	

00001 = Input tied to RP1 00000 = Input tied to RP0

#### © 2007-2012 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	—	_	—
bit 15				·			bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			OCFAR<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin

- 11111 = Input tied to Vss 11001 = Input tied to RP25
- •

00001 = Input tied to RP1 00000 = Input tied to RP0

00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—		—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—			FLTA1R<4:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-5	Unimplemen	ted: Read as '	)'					
bit 4-0	FLTA1R<4:0>	: Assign PWM	1 Fault (FLTA	1) to the corre	sponding RPn p	in		
	11111 <b>= Inpu</b>							
	11001 <b>= Inpu</b>	t tied to RP25						
	•							
	•							
	•							
	00001 <b>= Inpu</b>	t tied to RP1						

# REGISTER 11-8: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

#### REGISTER 11-9: RPINR13: PERIPHERAL PIN SELECT INPUT REGISTER 13

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			FLTA2R<4:0>		
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable I	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0

FLTA2R<4:0>: Assign PWM2 Fault (FLTA2) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 •

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_		_			QEB1R<4:0>	>		
bit 15	·	·					bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	_	_			QEA1R<4:0>	>		
bit 7							bit 0	
Lonondi								
L <b>egend:</b> R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'		
-n = Value a	t POR	'1' = Bit is se	t	0' = Bit is cleared x = Bit is unknown				
bit 12-8	11111 = Inp 11001 = Inp • • • • 00001 = Inp	>: Assign B (Q out tied to Vss out tied to RP25 out tied to RP1 out tied to RP0		rresponding pi	n			
bit 7-5	Unimpleme	nted: Read as	'0'					
bit 4-0	QEA1R<4:0	>: Assign A (Q	EA1) to the co	rresponding pi	n			
		out tied to Vss out tied to RP25						
	•							
	•							

#### DIN SELECT INDUT DECISTEDS 14 .... 40

00001 = Input tied to RP1 00000 = Input tied to RP0

#### REGISTER 11-11: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_		—	—	_	_
bit 15		•	•				bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	—			INDX1R<4:0>	>	
bit 7							bit (
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0

INDX1R<4:0>: Assign QEI1 INDEX (INDX1) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25

• • 00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	_				QEB2R<4:0>	>		
pit 15		·	·				bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
		0-0	10/00-1	10.00-1	QEA2R<4:0>		1.0.00-1	
oit 7							bit (	
Legend:								
R = Readabl	le bit	W = Writable	e bit	U = Unimpler	nented bit, rea	d as '0'		
n = Value at	t POR	'1' = Bit is se	et	'0' = Bit is cleared x = Bit is unknown				
L:1 1 F 1 0								
01115-13	Unimplemer	nted: Read as	'0'					
	QEB2R<4:0>	>: Assign B (Q		rresponding pir	ı			
bit 15-13 bit 12-8	<b>QEB2R&lt;4:0&gt;</b> 11111 = Inpu	Assign B (Q ut tied to Vss	EB2) to the co	rresponding pir	٦			
	<b>QEB2R&lt;4:0&gt;</b> 11111 = Inpu	>: Assign B (Q	EB2) to the co	rresponding pir	1			
	<b>QEB2R&lt;4:0&gt;</b> 11111 = Inpu	Assign B (Q ut tied to Vss	EB2) to the co	rresponding pir	1			
	<b>QEB2R&lt;4:0&gt;</b> 11111 = Inpu	Assign B (Q ut tied to Vss	EB2) to the co	rresponding pir	1			
	QEB2R<4:0> 11111 = Inpu 11001 = Inpu •	Assign B (Q ut tied to Vss ut tied to RP25	EB2) to the co	rresponding pir	1			
	QEB2R<4:0> 11111 = Inpu 11001 = Inpu	Assign B (Q ut tied to Vss ut tied to RP25	EB2) to the co	rresponding pir	1			
bit 12-8	QEB2R<4:0> 11111 = Inpu 11001 = Inpu	Assign B (Q at tied to Vss at tied to RP25 at tied to RP1	EB2) to the cc	rresponding pir	ı			
bit 12-8 Dit 7-5	QEB2R<4:0> 11111 = Inpu 11001 = Inpu	Assign B (Q at tied to Vss at tied to RP25 at tied to RP1 at tied to RP0 at tied to RP0 ated: Read as	EB2) to the co	rresponding pir				
	QEB2R<4:0> 11111 = Inpu 11001 = Inpu	<ul> <li>Assign B (Q at tied to Vss at tied to RP25</li> <li>tied to RP1 at tied to RP0</li> <li>tied to RP0</li> <li>Read as</li> <li>Assign A (Q at tied to Vss</li> </ul>	EB2) to the co , '0' EA2) to the co					
bit 12-8 bit 7-5	QEB2R<4:0> 11111 = Inpu 11001 = Inpu	Assign B (Q at tied to Vss at tied to RP25 at tied to RP1 at tied to RP0 ated: Read as Assign A (Q	EB2) to the co , '0' EA2) to the co					

#### - -\_\_\_\_\_

00001 = Input tied to RP1 00000 = Input tied to RP0

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

#### REGISTER 11-13: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown	
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
Legend:							
bit 7							bit C
—	_	_	INDX2R<4:0>				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
							bit c
bit 15	ł	•		1	L	•	bit 8
_	_	_		_	_	_	_
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

bit 15-5 Unimplemented: Read as '0'

bit 4-0

INDX2R<4:0>: Assign QEI2 INDEX (INDX2) to the corresponding RPn pin 11111 = Input tied to Vss

11001 = Input tied to RP25

00001 = Input tied to RP1 00000 = Input tied to RP0

					10	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			U1CTSR<4:0>	>	
						bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			U1RXR<4:0>		
	•					bit
	U-0	U-0 U-0	U-0 U-0 R/W-1	U-0 U-0 R/W-1 R/W-1	U-0 U-0 R/W-1 R/W-1 R/W-1 — — U1CTSR<4:0> U-0 U-0 R/W-1 R/W-1 R/W-1	— — U1CTSR<4:0>

## REGISTER 11-14: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-13 Unimplemented: Read as '0'

bit 12-8	<b>U1CTSR&lt;4:0&gt;:</b> Assign UART1 Clear to Send (U1CTS) to the corresponding RPn pin 11111 = Input tied to Vss
	11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-5	Unimplemented: Read as '0'
bit 4-0	U1RXR<4:0>: Assign UART1 Receive (U1RX) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0

bit 8

bit 0

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

## REGISTER 11-15: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	—	—	U2CTSR<4:0>							
bit 15							bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
0-0	0-0	0-0	FV/ V V- 1	FX/ V V- 1	U2RXR<4:0		FV/VV-1			
bit 7					021001 4.0	-	bit 0			
							bit 0			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	known			
	•	ut tied to RP25								
		ut tied to RP1 ut tied to RP0								
bit 7-5	Unimplemer	nted: Read as '	)'							
bit 4-0	11111 <b>= Inp</b>	Assign UART ut tied to Vss ut tied to RP25	2 Receive (U	2RX) to the cor	responding R	Pn pin				
		ut tied to RP1 ut tied to RP0								

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		_			SCK1R<4:0>	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			SDI1R<4:0>		
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unki	nown
bit 12-8	11111 <b>= Inpu</b>	•		SCK1) to the co	prresponding R	Pn pin	
	00001 = Inpu 00000 = Inpu						
bit 7-5	Unimplemen	ted: Read as	'0'				
bit 4-0	11111 <b>= Inpu</b>	•	• •	011) to the corre	esponding RPn	pin	

#### 40 ... DIN SELECT INDUT DECISTED 20

00001 = Input tied to RP1 00000 = Input tied to RP0

## REGISTER 11-17: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_		—	SS1R<4:0>					
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown		

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin
 11111 = Input tied to Vss
 11001 = Input tied to RP25
 .
 .

00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER	11-18: RPINR	22: PERIPH	ERAL PIN S	ELECT INPU	IT REGISTER	R 22	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—				SCK2R<4:02	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—				SDI2R<4:0>		
bit 7							bit C
Legend: R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	11111 <b>= Inpu</b>	t tied to Vss t tied to RP25 t tied to RP1	Clock Input (S	SCK2) to the co	orresponding R	Pn pin	

SDI2R<4:0>: Assign SPI2 Data Input (SDI2) to the corresponding RPn pin

Unimplemented: Read as '0'

11111 = Input tied to Vss 11001 = Input tied to RP25

00001 = Input tied to RP1 00000 = Input tied to RP0

bit 7-5 bit 4-0

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

#### REGISTER 11-19: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	SS2R<4:0>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the corresponding RPn pin

00000 = Input tied to RP0

#### U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_ \_\_\_ \_\_\_\_ \_\_\_\_ bit 15 bit 8 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 C1RXR<4:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set -n = Value at POR '0' = Bit is cleared x = Bit is unknown

REGISTER 11-20: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26<sup>(1)</sup>

bit 15-5 Unimplemented: Read as '0'

**Note 1:** This register is disabled on devices without an ECAN<sup>™</sup> module.

REGISTER 11-21:	RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0
-----------------	--

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP1R<4:0>				
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP0R<4:0>				
bit 7	•						bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set	set '0' = Bit is cleared x = Bit is unknow			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-22: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-23: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
Legend:							
bit 7			-				bit 0
—	—	—	RP4R<4:0>				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DIL IO							bit o
bit 15							bit 8
_	_	_			RP5R<4:0>		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 12-8 **RP5R<4:0>:** Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-24: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-25:	<b>RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4</b>
-----------------	---

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—			RP9R<4:0>			
						bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—			RP8R<4:0>			
						bit 0	
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
OR	'1' = Bit is set	t '0' = Bit is cleared x = Bit is ur			x = Bit is unkr	nown	
	U-0 		 U-0 U-0 R/W-0  oit W = Writable bit	U-0         U-0         R/W-0         R/W-0           —         —         —         —         —         —         —         —         —         —         —         —         —         —         …         <	—         —         RP9R<4:0>           U-0         U-0         R/W-0         R/W-0           —         —         RP8R<4:0>           Dit         W = Writable bit         U = Unimplemented bit, real	—         —         RP9R<4:0>           U-0         U-0         R/W-0         R/W-0         R/W-0           —         —         RP8R<4:0>         RP8R<4:0>	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-26: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-27: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit			x = Bit is unkr	own			
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
Legend:							
							bit 0
bit 7							bit 0
_	_	_	RP12R<4:0>				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
511 15							bit 0
bit 15							bit 8
_	_	_			RP13R<4:0>		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

bit 12-8 **RP13R<4:0>:** Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-28: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-29:	<b>RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8<sup>(1)</sup></b>
-----------------	---

bit 7							bit (
	_	—			RP16R<4:0>	>	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit t
 bit 15					KF17K54.02	-	bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0 RP17R<4:0	R/W-0	R/W-0

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP17R<4:0>:** Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

#### REGISTER 11-30: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9<sup>(1)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—			RP19R<4:0>			
bit 15							bit 8	
			<b>D</b> 444 0	<b>D</b> 444.0	DAMA	<b>DMU</b> O	<b>D</b> 444.0	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP18R<4:0>	1		
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable	e bit U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8		Peripheral Ou ction numbers	•	is Assigned to	RP19 Output F	Pin bits (see Tal	ole 11-2 for	
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4-0	<b>RP18R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for peripheral function numbers)							

Note 1: This register is implemented in 44-pin devices only.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

#### **REGISTER 11-31: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10<sup>(1)</sup>**

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			RP21R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			RP20R<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b		bit U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

bit 12-8 **RP21R<4:0>:** Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

#### REGISTER 11-32: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11<sup>(1)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP23R<4:0>	•	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	RP22R<4:0>				
bit 7							bit C
Legend:							
R = Readable bit W = Writable b		bit	bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		t	'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R<4:0>:** Peripheral Output Function is Assigned to RP23 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-33:	<b>RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12<sup>(1)</sup></b>
-----------------	---

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
					RP25R<4:0	>		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				RP24R<4:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable b			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

#### 12.0 TIMER1

- This data sheet summarizes the features Note 1: dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device.
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real-Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

#### TABLE 12-1: TIMER MODE SETTINGS

Mode	TCS	TGATE	TSYNC
Timer	0	0	Х
Gated timer	0	1	х
Synchronous Counter	1	х	1
Asynchronous Counter	1	х	0

#### FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



#### 12.1 Timer Resources

Many useful resources related to Timers are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 12.1.1 KEY RESOURCES

- Section 11. "Timers" (DS70205)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

## 12.2 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	—	_			_			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
_	TGATE	TCKPS	S<1:0>	—	TSYNC	TCS	_			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown				
bit 15	TON: Timer1	On bit								
	1 = Starts 16-									
	0 = Stops 16-									
bit 14	-	ted: Read as '								
bit 13	TSIDL: Stop in Idle Mode bit									
		1 = Discontinue module operation when device enters Idle mode								
h:+ 40 7	0 = Continue module operation in Idle mode									
bit 12-7	Unimplemented: Read as '0'									
bit 6	<b>TGATE:</b> Timer1 Gated Time Accumulation Enable bit									
	When TCS = 1: This bit is ignored.									
	When TCS = $0$ :									
	1 = Gated time accumulation enabled									
	0 = Gated time accumulation disabled									
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits									
	11 = 1:256 10 = 1:64									
	10 = 1.64 01 = 1.8									
	00 = 1:1									
bit 3	Unimplemen	ted: Read as '	0'							
bit 2	<b>TSYNC:</b> Timer1 External Clock Input Synchronization Select bit									
	When TCS = 1:									
	1 = Synchronize external clock input									
	•	0 = Do not synchronize external clock input								
	When TCS = This bit is igno									
bit 1	•	Clock Source S	Select bit							
		clock from pin T		risina edae)						
	0 = Internal cl									
bit 0	Unimplemen	ted: Read as '	o'							

## REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

NOTES:

## 13.0 TIMER2/3 AND TIMER4/5

- This data sheet summarizes the features Note 1: dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 of family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler


A block diagram of the Type B timer is shown in Figure 13-1.

Timer3 and Timer5 are Type C timers with the following specific features:


- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an analog-to-digital conversion
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 13-2.

#### FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)







The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- · Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1:	TIMER MODE SETTINGS
-------------	---------------------

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous counter	1	х

## 13.1 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a	
	DMA data transfer.	

#### 13.2 32-bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

#### TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5


A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:


- Timer mode
- · Gated Timer mode
- · Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.





## 13.3 Timer Resources

Many useful resources related to Timers are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

#### 13.3.1 KEY RESOURCES

- Section 11. "Timers" (DS70205)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- · Development Tools

## 13.4 Timer Control Registers

Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinu Continue	W = Writable '1' = Bit is set On bit <u>1 (in 32-bit Tim</u> bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> bit timer bit timer bit timer <b>in Idle Mode bi</b> ue timer opera	ter mode): ty timer pair ty timer pair ter mode): 0' t tion when dev	ʻ0' = Bit is cle	<u> </u>	R/W-0 TCS d as '0' x = Bit is unkn	— bit 8				
N: Timerx en T32 = Starts 32- Stops 32- en T32 = 0 Starts 16- Stops 16- implemen DL: Stop i Discontinu Continue	TCKPS W = Writable '1' = Bit is set On bit <u>1 (in 32-bit Tim</u> - bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> - bit timer bit timer bit timer ted: Read as ' in Idle Mode bi ue timer opera	S<1:0> bit t ty timer pair ty timer pair tor mode): 0' t tion when dev	T32 U = Unimpler '0' = Bit is cle	mented bit, rea	TCS d as '0'	U-0 — bit (				
N: Timerx en T32 = Starts 32- Stops 32- en T32 = 0 Starts 16- Stops 16- implemen DL: Stop i Discontinu Continue	TCKPS W = Writable '1' = Bit is set On bit <u>1 (in 32-bit Tim</u> - bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> - bit timer bit timer bit timer ted: Read as ' in Idle Mode bi ue timer opera	S<1:0> bit t ty timer pair ty timer pair tor mode): 0' t tion when dev	T32 U = Unimpler '0' = Bit is cle	mented bit, rea	TCS d as '0'	— bit (				
N: Timerx en T32 = Starts 32- Stops 32- en T32 = 0 Starts 16- Stops 16- implemen DL: Stop i Discontinu Continue	TCKPS W = Writable '1' = Bit is set On bit <u>1 (in 32-bit Tim</u> - bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> - bit timer bit timer bit timer ted: Read as ' in Idle Mode bi ue timer opera	S<1:0> bit t ty timer pair ty timer pair tor mode): 0' t tion when dev	T32 U = Unimpler '0' = Bit is cle	mented bit, rea	TCS d as '0'	— bit (				
N: Timerx en T32 = : Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- implemen DL: Stop i Discontinu Continue	W = Writable '1' = Bit is set On bit <u>1 (in 32-bit Tim</u> bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> bit timer bit timer bit timer <b>in Idle Mode bi</b> ue timer opera	bit ter mode): ty timer pair ty timer pair to' t tion when dev	U = Unimpler '0' = Bit is cle	ared	d as '0'					
en T32 = 2 Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinue	'1' = Bit is set On bit <u>1 (in 32-bit Tim</u> bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> bit timer bit timer <b>ted:</b> Read as ' in Idle Mode bi ue timer opera	ter mode): ty timer pair ty timer pair ter mode): 0' t tion when dev	ʻ0' = Bit is cle	ared						
en T32 = 2 Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinue	'1' = Bit is set On bit <u>1 (in 32-bit Tim</u> bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> bit timer bit timer ted: Read as ' in Idle Mode bi ue timer opera	ter mode): ty timer pair ty timer pair ter mode): 0' t tion when dev	ʻ0' = Bit is cle	ared		Iown				
en T32 = 2 Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinue	'1' = Bit is set On bit <u>1 (in 32-bit Tim</u> bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> bit timer bit timer ted: Read as ' in Idle Mode bi ue timer opera	ter mode): ty timer pair ty timer pair ter mode): 0' t tion when dev	ʻ0' = Bit is cle	ared		IOWN				
en T32 = 2 Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinue	'1' = Bit is set On bit <u>1 (in 32-bit Tim</u> bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> bit timer bit timer ted: Read as ' in Idle Mode bi ue timer opera	ter mode): ty timer pair ty timer pair ter mode): 0' t tion when dev	ʻ0' = Bit is cle	ared		iown				
en T32 = 2 Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinue	On bit <u>1 (in 32-bit Tim</u> bit TMRx:TMR bit TMRx:TMR <u>0 (in 16-bit Tim</u> bit timer bit timer bit timer <b>ted:</b> Read as ' in Idle Mode bi ue timer opera	<u>ter mode):</u> ty timer pair ty timer pair ter mode): o' t tion when dev		<u> </u>	x = Bit is unkn	iown				
en T32 = 2 Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinue	1 (in 32-bit Tim bit TMRx:TMR bit TMRx:TMR 0 (in 16-bit Tim bit timer bit timer ated: Read as ' in Idle Mode bi ue timer opera	timer pair ty timer pair <u>er mode):</u> o' t tion when dev	vice enters Idle	mada						
en T32 = 2 Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinue	1 (in 32-bit Tim bit TMRx:TMR bit TMRx:TMR 0 (in 16-bit Tim bit timer bit timer ated: Read as ' in Idle Mode bi ue timer opera	timer pair ty timer pair <u>er mode):</u> o' t tion when dev	vice enters Idle	mada						
Starts 32- Stops 32- en T32 = ( Starts 16- Stops 16- <b>implemen</b> <b>DL:</b> Stop i Discontinu Continue	bit TMRx:TMR bit TMRx:TMR 0 (in 16-bit Tim bit timer bit timer nted: Read as ' in Idle Mode bi ue timer opera	timer pair ty timer pair <u>er mode):</u> o' t tion when dev	vice enters Idle	mada						
Stops 32- en T32 = ( Starts 16- Stops 16- implemen DL: Stop i Discontine Continue	bit TMRx:TMR <u>0 (in 16-bit Tim</u> bit timer bit timer <b>nted:</b> Read as ' in Idle Mode bi ue timer opera	y timer pair <u>er mode):</u> o' t tion when dev	vice enters Idle	mada						
en T32 = ( Starts 16- Stops 16- <b>mplemen</b> <b>DL:</b> Stop i Discontinue	0 (in 16-bit Tim bit timer bit timer <b>Ited:</b> Read as ' in Idle Mode bi ue timer opera	er mode): 0' t tion when dev	vice enters Idle	mada						
Starts 16- Stops 16- implemen DL: Stop i Discontinue	bit timer bit timer I <b>ted:</b> Read as ' in Idle Mode bi ue timer opera	o' t tion when dev	vice enters Idle	mada						
<b>DL:</b> Stop i Discontinue	i <b>ted:</b> Read as ' in Idle Mode bi ue timer opera	t tion when dev	vice enters Idle	mada						
DL: Stop i Discontine Continue	in Idle Mode bi ue timer opera	t tion when dev	vice enters Idle	modo						
Discontinue	ue timer opera	tion when dev	vice enters Idle	modo						
Continue			vice enters Idle	modo						
	timer operation		<ul> <li>1 = Discontinue timer operation when device enters Idle mode</li> <li>0 = Continue timer operation in Idle mode</li> </ul>							
			<u>,</u>							
Unimplemented: Read as '0'										
<b>TGATE:</b> Timerx Gated Time Accumulation Enable bit When TCS = 1:										
This bit is ignored.										
When TCS = 0: 1 = Gated time accumulation enabled										
<ul> <li>1 = Gated time accumulation enabled</li> <li>0 = Gated time accumulation disabled</li> </ul>										
			le Select bits							
<b>TCKPS&lt;1:0&gt;:</b> Timerx Input Clock Prescale Select bits 11 = 1:256 prescale value										
10 = 1.64 prescale value										
01 = 1:8 prescale value										
-										
T32: 32-bit Timerx Mode Select bit										
			t timor							
-										
1 = External clock from TxCK pin										
Internal ci	lock (Fosc/2)									
	= 1:8 pres = 1:1 pres : 32-bit Ti TMRx an TMRx an <b>mplemen</b> <b>5:</b> Timerx	<ul> <li>1:8 prescale value</li> <li>1:1 prescale value</li> <li>: 32-bit Timerx Mode Set TMRx and TMRy form a TMRx and TMRy form set TMRX and set TMRX and TMRY form set TMRX and set TMX and set</li></ul>	<ul> <li>1:8 prescale value</li> <li>1:1 prescale value</li> <li>: 32-bit Timerx Mode Select bit</li> <li>TMRx and TMRy form a 32-bit timer</li> <li>TMRx and TMRy form separate 16-bit</li> <li>mplemented: Read as '0'</li> <li>: Timerx Clock Source Select bit</li> <li>External clock from TxCK pin</li> </ul>	<ul> <li>1:8 prescale value</li> <li>1:1 prescale value</li> <li>: 32-bit Timerx Mode Select bit</li> <li>TMRx and TMRy form a 32-bit timer</li> <li>TMRx and TMRy form separate 16-bit timer</li> <li>mplemented: Read as '0'</li> <li>: Timerx Clock Source Select bit</li> </ul>	<ul> <li>1:8 prescale value</li> <li>1:1 prescale value</li> <li>: 32-bit Timerx Mode Select bit</li> <li>TMRx and TMRy form a 32-bit timer</li> <li>TMRx and TMRy form separate 16-bit timer</li> <li>mplemented: Read as '0'</li> <li>: Timerx Clock Source Select bit</li> </ul>	<ul> <li>1:8 prescale value</li> <li>1:1 prescale value</li> <li>: 32-bit Timerx Mode Select bit</li> <li>TMRx and TMRy form a 32-bit timer</li> <li>TMRx and TMRy form separate 16-bit timer</li> <li>mplemented: Read as '0'</li> <li>: Timerx Clock Source Select bit</li> <li>External clock from TxCK pin</li> </ul>				

## **REGISTER 13-1:** TxCON: TIMER CONTROL REGISTER (x = 2 or 4)

U-0       R/W-0       R/W-0       R/W-0       U-0       U-0       R/W-0       U-0         -       TGATE <sup>(2)</sup> TCKPS<1:0> <sup>(2)</sup> -       -       TCS <sup>(2)</sup> -         bit 7         TCKPS<1:0> <sup>(2)</sup> -       -       TCS <sup>(2)</sup> -         bit 7            bit          Legend:               bit         Legend:                bit         I = Stats 16-bit Timerx       0' = Bit is cleared       x = Bit is unknown	REGISTER	13-2: TyCON	N: TIMER CO	NTROL RE	GISTER (y =	3 or 5)			
bit 15 bit 7 bit 9	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
U-0       R/W-0       R/W-0       R/W-0       U-0       U-0       R/W-0       U-0         -       TGATE <sup>(2)</sup> TCKPS<1:0> <sup>(2)</sup> -       -       TCS <sup>(2)</sup> -         bit 7          TCKPS<1:0> <sup>(2)</sup> -       -       TCS <sup>(2)</sup> -         bit 7             bit         Legend:               bit         r.n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown </td <td>TON<sup>(2)</sup></td> <td>_</td> <td>TSIDL<sup>(1)</sup></td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td>	TON <sup>(2)</sup>	_	TSIDL <sup>(1)</sup>	_	—	—	—	_	
-       TGATE <sup>(2)</sup> TCKPS<1:0> <sup>(2)</sup> -       -       TCS <sup>(2)</sup> -         bit 7       bit 7       bit         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       bit         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timery On bit <sup>(2)</sup> 1       = Starts 16-bit Timerx       0 = Stops 16-bit Timerx         bit 14       Unimplemented: Read as '0'       1       = Discontinue timer operation when device enters Idle mode       0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'       I = Discontinue timer operation in Idle mode       0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'       I = Discontinue timer operation in Idle mode       0 = Continue timer operation in Idle mode         bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled       0 = Gated time accumulation disabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       0 = 1:1 prescale value         0 = 1:1 prescale value       0 = 1:1 prescale val	bit 15							bit	
-       TGATE <sup>(2)</sup> TCKPS<1:0> <sup>(2)</sup> -       -       TCS <sup>(2)</sup> -         bit 7       bit 7       bit         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       bit         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timery On bit <sup>(2)</sup> 1       = Starts 16-bit Timerx       0 = Stops 16-bit Timerx         bit 14       Unimplemented: Read as '0'       1       = Discontinue timer operation when device enters Idle mode       0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'       I = Discontinue timer operation in Idle mode       0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'       I = Discontinue timer operation in Idle mode       0 = Continue timer operation in Idle mode         bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled       0 = Gated time accumulation disabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       0 = 1:1 prescale value         0 = 1:1 prescale value       0 = 1:1 prescale val									
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TON: Timery On bit <sup>(2)</sup> 1 = Starts 18-bit Timerx 0 = Stops 16-bit Timerx 0 = Stops 16-bit Timerx 0 = Stops 16-bit Timerx 0 = Continue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode bit 12-7 Unimplemented: Read as '0' bit 6 TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> Mhen TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation enabled 0 = Gated time accumulation disabled bit 5-4 TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value 01 = 1:84 prescale value 02 = 1:14 prescale value 03 = 1:14 prescale value 04 = 1:64 prescale value 05 = 1:17 pr	U-0				U-0	U-0		U-0	
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timery On bit <sup>(2)</sup> 1 = Starts 16-bit Timerx       0 = Stops 16-bit Timerx         0 = Stops 16-bit Timerx       0 = Stops 16-bit Timerx       0 = Stops 16-bit Timerx         bit 14       Unimplemented: Read as '0'       1 = Discontinue timer operation when device enters Idle mode         0 = Continue timer operation in Idle mode       0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'         bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled         0 = Gated time accumulation disabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS       TCKPS         11 = 1:256 prescale value       1 = 1:26 prescale value         0 = 1:1 prescale value       0 = 1:1 prescale value         0 = 1:2 prescale value       0 = 1:1 prescale value         0 = 1:2 prescale value       0 = 1:1 prescale value         0 = 1:1 prescale value       0 = 1:1 prescale value         0 = 1:1 prescale value <t< td=""><td>—</td><td>TGATE<sup>(2)</sup></td><td>TCKPS&lt;</td><td>&lt;1:0&gt;<sup>(2)</sup></td><td>—</td><td>—</td><td>TCS<sup>(2)</sup></td><td>—</td></t<>	—	TGATE <sup>(2)</sup>	TCKPS<	<1:0> <sup>(2)</sup>	—	—	TCS <sup>(2)</sup>	—	
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timery On bit <sup>(2)</sup> 1       = Starts 16-bit Timerx       0         bit 14       Unimplemented: Read as '0'       bit 14       Unimplemented: Read as '0'         bit 13       TSIDL: Stop in Idle Mode bit <sup>(1)</sup> 1       = Discontinue timer operation when device enters Idle mode         0       = Continue timer operation in Idle mode       -       Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'       -       Exact Starts Gated Time Accumulation Enable bit <sup>(2)</sup> bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> -       -         when TCS = 1:       This bit is ignored.       -       -         When TCS = 0:       -       -       -       -         1 = Gated time accumulation enabled       -       -       -       -         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> -       -       -         1 = 1:256 prescale value       -       -       -       -       -         0 = 1:64 prescale value       -       -       -       - </td <td>bit 7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit</td>	bit 7							bit	
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timery On bit <sup>(2)</sup> 1       = Starts 16-bit Timerx       0         bit 14       Unimplemented: Read as '0'       bit 14       Unimplemented: Read as '0'         bit 13       TSIDL: Stop in Idle Mode bit <sup>(1)</sup> 1       = Discontinue timer operation when device enters Idle mode         0       = Continue timer operation in Idle mode       -       Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'       -       Exact Starts Gated Time Accumulation Enable bit <sup>(2)</sup> bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> -       -         when TCS = 1:       This bit is ignored.       -       -         When TCS = 0:       -       -       -       -         1 = Gated time accumulation enabled       -       -       -       -         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> -       -       -         1 = 1:256 prescale value       -       -       -       -       -         0 = 1:64 prescale value       -       -       -       - </td <td>Legend:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Legend:								
bit 15 <b>TON</b> : Timery On bit <sup>(2)</sup> 1 = Starts 16-bit Timerx 0 = Stops 16-bit Timerx 0 = Stops 16-bit Timerx bit 14 <b>Unimplemented</b> : Read as '0' bit 13 <b>TSIDL</b> : Stop in Idle Mode bit <sup>(1)</sup> 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode bit 12-7 <b>Unimplemented</b> : Read as '0' bit 6 <b>TGATE</b> : Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled bit 5-4 <b>TCKPS&lt;1:0&gt;:</b> Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value 10 = 1:64 prescale value 10 = 1:64 prescale value 00 = 1:1 prescale value 00 = 1:1 prescale value 00 = 1:1 prescale value 11 <b>TCS</b> : Timerx Clock Source Select bit <sup>(2)</sup> 11 = External clock from TxCK pin 0 = Internal clock (Fosc/2)	-	le bit	W = Writable b	oit	U = Unimpler	nented bit, rea	ad as '0'		
1 = Starts 16-bit Timerx         0 = Stops 16-bit Timerx         bit 14       Unimplemented: Read as '0'         bit 13       TSIDL: Stop in Idle Mode bit <sup>(1)</sup> 1 = Discontinue timer operation when device enters Idle mode         0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'         bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled         0 = Gated time accumulation enabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       0 = 1:64 prescale value         01 = 1:64 prescale value       0 = 1:1 prescale value         02 = 1:1 prescale value       0 = 1:1 prescale value         03 = 1:1 prescale value       0 = 1:1 prescale value         04 = 1:256 prescale value       0 = 1:1 prescale value         05 = 1:1 prescale value       0 = 1:1 prescale value         06 = 1:1 prescale value       0 = 1:1 prescale value         01 = 1:25 prescale value       0 = 1:1 prescale value         01 = 1:25 prescale value       0 = 1:1 prescale value         02 = 1:1 prescale value       0 = 1:1 prescale value	-n = Value at	t POR	'1' = Bit is set		-			own	
1 = Starts 16-bit Timerx         0 = Stops 16-bit Timerx         bit 14       Unimplemented: Read as '0'         bit 13       TSIDL: Stop in Idle Mode bit <sup>(1)</sup> 1 = Discontinue timer operation when device enters Idle mode         0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'         bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled         0 = Gated time accumulation enabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       0 = 1:64 prescale value         01 = 1:64 prescale value       0 = 1:1 prescale value         02 = 1:1 prescale value       0 = 1:1 prescale value         03 = 1:1 prescale value       0 = 1:1 prescale value         04 = 1:256 prescale value       0 = 1:1 prescale value         05 = 1:1 prescale value       0 = 1:1 prescale value         06 = 1:1 prescale value       0 = 1:1 prescale value         01 = 1:25 prescale value       0 = 1:1 prescale value         01 = 1:25 prescale value       0 = 1:1 prescale value         02 = 1:1 prescale value       0 = 1:1 prescale value									
0 = Stops 16-bit Timerx         bit 14       Unimplemented: Read as '0'         bit 13       TSIDL: Stop in Idle Mode bit <sup>(1)</sup> 1 = Discontinue timer operation when device enters Idle mode         0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'         bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled         0 = Gated time accumulation disabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       10 = 1:64 prescale value         10 = 1:64 prescale value       01 = 1:1 prescale value         00 = 1:1 prescale value       00 = 1:1 prescale value         01 = 1:8 prescale value       00 = 1:1 prescale value         01 = 1:8 prescale value       00 = 1:1 prescale value         01 = 1:25 Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin         1 = External clock (Fosc/2)       1 = Internal clock (Fosc/2)	bit 15	TON: Timery	On bit <sup>(2)</sup>						
bit 14       Unimplemented: Read as '0'         bit 13       TSIDL: Stop in Idle Mode bit <sup>(1)</sup> 1 = Discontinue timer operation when device enters Idle mode         0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'         bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled         0 = Gated time accumulation disabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       01 = 1:8 prescale value         00 = 1:1 prescale value       00 = 1:1 prescale value         01 = 1:8 prescale value       01 = 1:8 prescale value         01 = 1:25 Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin         0 = Internal clock (Fosc/2)       1 = External clock (Fosc/2)		1 = Starts 16-	bit Timerx						
bit 13 <b>TSID</b> : Stop in Idle Mode bit <sup>(1)</sup> 1 = Discontinue timer operation when device enters Idle mode         0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'         bit 6 <b>TGATE</b> : Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled         0 = Gated time accumulation disabled       0 = Gated time accumulation disabled         bit 5-4 <b>TCKPS&lt;1:0&gt;:</b> Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       10 = 1:64 prescale value         10 = 1:64 prescale value       01 = 1:8 prescale value         00 = 1:1 prescale value       00 = 1:1 prescale value         bit 3-2       Unimplemented: Read as '0'         bit 1 <b>TCS</b> : Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin       0 = Internal clock (Fosc/2)		0 = Stops 16-	bit Timerx						
1 = Discontinue timer operation when device enters Idle mode         0 = Continue timer operation in Idle mode         bit 12-7       Unimplemented: Read as '0'         bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1: This bit is ignored.       When TCS = 0: 1 = Gated time accumulation enabled         0 = Gated time accumulation enabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       10 = 1:64 prescale value         10 = 1:64 prescale value       01 = 1:8 prescale value         01 = 1:8 prescale value       00 = 1:1 prescale value         bit 3-2       Unimplemented: Read as '0'         bit 1       TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin       0 = Internal clock (Fosc/2)	bit 14	-							
<ul> <li>0 = Continue timer operation in Idle mode</li> <li>bit 12-7 Unimplemented: Read as '0'</li> <li>bit 6 TGATE: Timerx Gated Time Accumulation Enable bit<sup>(2)</sup> When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled bit 5-4 TCKPS&lt;1:0&gt;: Timerx Input Clock Prescale Select bits<sup>(2)</sup> 11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:1 prescale value 00 = 1:1 prescale value 00 = 1:1 prescale value 00 = 1:1 prescale value 10 = 1:6K Source Select bit<sup>(2)</sup> bit 3-2 Unimplemented: Read as '0' bit 1 TCS: Timerx Clock Source Select bit<sup>(2)</sup> 1 = External clock from TxCK pin 0 = Internal clock (Fosc/2)</li></ul>	bit 13	TSIDL: Stop i	n Idle Mode bit <sup>(</sup>	(1)					
bit 6       TGATE: Timerx Gated Time Accumulation Enable bit <sup>(2)</sup> When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation enabled         0 = Gated time accumulation enabled       0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       10 = 1:64 prescale value         10 = 1:64 prescale value       01 = 1:8 prescale value         01 = 1:8 prescale value       00 = 1:1 prescale value         bit 3-2       Unimplemented: Read as '0'         bit 1       TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin       0 = Internal clock (Fosc/2)						mode			
When TCS = 1:         This bit is ignored.         When TCS = 0:         1 = Gated time accumulation enabled         0 = Gated time accumulation disabled         bit 5-4         TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value         10 = 1:64 prescale value         01 = 1:8 prescale value         00 = 1:1 prescale value         00 = 1:1 prescale value         bit 3-2         Unimplemented: Read as '0'         bit 1         TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin         0 = Internal clock (Fosc/2)	bit 12-7	Unimplemen	ted: Read as '0	)'					
This bit is ignored.         When TCS = 0:         1 = Gated time accumulation enabled         0 = Gated time accumulation disabled         bit 5-4         TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value         10 = 1:64 prescale value         01 = 1:8 prescale value         00 = 1:1 prescale value         bit 3-2         Unimplemented: Read as '0'         bit 1         TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin         0 = Internal clock (Fosc/2)	bit 6	TGATE: Time	erx Gated Time	Accumulatio	n Enable bit <sup>(2)</sup>				
When TCS = 0:         1 = Gated time accumulation enabled         0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value         10 = 1:64 prescale value         01 = 1:8 prescale value         00 = 1:1 prescale value         bit 3-2         Unimplemented: Read as '0'         bit 1         TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin         0 = Internal clock (Fosc/2)									
1 = Gated time accumulation enabled         0 = Gated time accumulation disabled         bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value         10 = 1:64 prescale value         01 = 1:8 prescale value         00 = 1:1 prescale value         00 = 1:1 prescale value         bit 3-2         Unimplemented: Read as '0'         bit 1         TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin         0 = Internal clock (Fosc/2)		•							
<ul> <li>0 = Gated time accumulation disabled</li> <li>bit 5-4 TCKPS&lt;1:0&gt;: Timerx Input Clock Prescale Select bits<sup>(2)</sup> <ol> <li>11 = 1:256 prescale value</li> <li>10 = 1:64 prescale value</li> <li>11 = 1:8 prescale value</li> <li>11 = 1:8 prescale value</li> <li>11 = 1:8 prescale value</li> <li>11 = 1:9 prescale value</li> <li>11 = 1:9 prescale value</li> <li>12 = 1:1 prescale value</li> <li>12 = 1:1 prescale value</li> </ol> </li> <li>bit 3-2 Unimplemented: Read as '0'</li> <li>bit 1 TCS: Timerx Clock Source Select bit<sup>(2)</sup> <ol> <li>1 = External clock from TxCK pin</li> <li>0 = Internal clock (Fosc/2)</li> </ol> </li> </ul>									
bit 5-4       TCKPS<1:0>: Timerx Input Clock Prescale Select bits <sup>(2)</sup> 11 = 1:256 prescale value       10 = 1:64 prescale value         10 = 1:64 prescale value       01 = 1:8 prescale value         01 = 1:8 prescale value       00 = 1:1 prescale value         00 = 1:1 prescale value       11 = Clock Source Select bit <sup>(2)</sup> bit 3-2       Unimplemented: Read as '0'         bit 1       TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin       0 = Internal clock (Fosc/2)									
<ul> <li>11 = 1:256 prescale value</li> <li>10 = 1:64 prescale value</li> <li>01 = 1:8 prescale value</li> <li>00 = 1:1 prescale value</li> <li>bit 3-2</li> <li>Unimplemented: Read as '0'</li> <li>t TCS: Timerx Clock Source Select bit<sup>(2)</sup></li> <li>1 = External clock from TxCK pin</li> <li>0 = Internal clock (Fosc/2)</li> </ul>	bit 5-4				ale Select bits <sup>(2)</sup>				
01 = 1:8 prescale value         00 = 1:1 prescale value         bit 3-2         Unimplemented: Read as '0'         TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin         0 = Internal clock (Fosc/2)									
bit 3-2 Unimplemented: Read as '0' bit 1 TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin 0 = Internal clock (Fosc/2)									
bit 3-2 Unimplemented: Read as '0' bit 1 TCS: Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin 0 = Internal clock (Fosc/2)									
bit 1 <b>TCS:</b> Timerx Clock Source Select bit <sup>(2)</sup> 1 = External clock from TxCK pin 0 = Internal clock (Fosc/2)	<b>h</b> it 0 0	•		, ,					
<ul><li>1 = External clock from TxCK pin</li><li>0 = Internal clock (Fosc/2)</li></ul>		-							
0 = Internal clock (Fosc/2)	DIC								
				χ μπ					
	bit 0		. ,	)'					

## REGISTER 13-2: TyCON: TIMER CONTROL REGISTER (y = 3 or 5)

**Note 1:** When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), these bits have no effect.

NOTES:

## 14.0 INPUT CAPTURE

- This data sheet summarizes the features Note 1: the dsPIC33FJ32MC302/304. of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 of family devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) of the "dsPIC33F/ PIC24H Family Reference Manual". which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications that requires frequency (period) and pulse measurement. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices support up to four input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin


Each input capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)

## FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM



© 2007-2012 Microchip Technology Inc.

#### 14.1 Input Capture Resources

Many useful resources related to Input Capture are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 14.1.1 KEY RESOURCES

- Section 12. "Input Capture" (DS70198)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

#### 14.2 **Input Capture Registers**

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
	_	ICSIDL		_		—	_	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0	
	ICI<	<1:0>	ICOV	ICBNE		ICM<2:0>		
bit 7							bit (	
Legend:		HC = Cleared	l in Hardware					
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown	
bit 12-8 bit 7	Unimplemen ICTMR: Input 1 = TMR2 co 0 = TMR3 co	<ul> <li>1 = Input capture module halts in CPU Idle mode</li> <li>0 = Input capture module continues to operate in CPU Idle mode</li> <li>Unimplemented: Read as '0'</li> <li>ICTMR: Input Capture Timer Select bits</li> <li>1 = TMR2 contents are captured on capture event</li> <li>0 = TMR3 contents are captured on capture event</li> </ul>						
bit 6-5	11 = Interrup 10 = Interrup 01 = Interrup	ICI<1:0>: Select Number of Captures per Interrupt bits 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event						
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)							
		ture overflow o capture overflo						
bit 3	1 = Input cap	: Capture Buffe ture buffer is no ture buffer is ei	ot empty, at le	•	,	can be read		
bit 2-0	• •			6				
	ICM<2:0>: Input Capture Mode Select bits							

111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable).

- 110 = Unused (module disabled)
- 101 = Capture mode, every 16th rising edge
- 100 = Capture mode, every 4th rising edge
- 011 = Capture mode, every rising edge
- 010 = Capture mode, every falling edge
- 001 = Capture mode, every edge (rising and falling)
- (ICI<1:0> bits do not control interrupt generation for this mode).
- 000 = Input capture module turned off

NOTES:

## 15.0 OUTPUT COMPARE


- This data sheet summarizes the features Note 1: of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 of family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- · Continuous Pulse mode
- PWM mode without fault protection
- · PWM mode with fault protection

#### FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



#### 15.1 Output Compare Modes


Configure the Output Compare modes by setting the appropriate Output Compare Mode bits (OCM<2:0>) in the Output Compare Control register (OCxCON<2:0>). Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

TABLE 15-1:	<b>OUTPUT COMPARE MODES</b>

- Note 1: Only OC1 and OC2 can trigger a DMA data transfer.
  - 2: See Section 13. "Output Compare" (DS70209) in the *"dsPIC33F/PIC24H Family Reference Manual"* for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	—
001	Active-Low One-Shot	0	OCx Rising edge
010	Active-High One-Shot	1	OCx Falling edge
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge
100	Delayed One-Shot	0	OCx Falling edge
101	Continuous Pulse mode	0	OCx Falling edge
110	PWM mode without fault	0, if OCxR is zero	No interrupt
	protection	1, if OCxR is non-zero	
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4

#### FIGURE 15-2: OUTPUT COMPARE OPERATION



#### 15.2 Output Compare Resources

Many useful resources related to Output Compare are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

#### 15.2.1 KEY RESOURCES

- Section 13. "Output Compare" (DS70209)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

## 15.3 Output Compare Registers

## **REGISTER 15-1:** OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2, 3 or 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	1 = Output Compare x halts in CPU Idle mode
	0 = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	<ul> <li>1 = PWM Fault condition has occurred (cleared in hardware only)</li> <li>0 = No PWM Fault condition has occurred</li> <li>(This bit is only used when OCM&lt;2:0&gt; = 111).</li> </ul>
bit 3	OCTSEL: Output Compare Timer Select bit
	<ul> <li>1 = Timer3 is the clock source for Compare x</li> <li>0 = Timer2 is the clock source for Compare x</li> </ul>
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCx pin low, generate single output pulse on OCx pin
	011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled

## 16.0 MOTOR CONTROL PWM MODULE

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Motor Control PWM" (DS70187) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 device supports up to two dedicated Pulse Width Modulation (PWM) modules. The PWM1 module is a 6-channel PWM generator, and the PWM2 module is a 2-channel PWM generator.

The PWM module has the following features:

- Up to 16-bit resolution
- · On-the-fly PWM frequency changes
- · Edge and Center-Aligned Output modes
- · Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation or Brushless DC (BLDC)
- Special Event Comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates configurable to be immediate or synchronized to the PWM time base

#### 16.1 PWM1: 6-Channel PWM Module

This module simplifies the task of generating multiple synchronized PWM outputs. The following power and motion control applications are supported by the PWM module:

- 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

This module contains three duty cycle generators, numbered 1 through 3. The module has six PWM output pins, numbered PWM1H1/PWM1L1 through PWM1H3/PWM1L3. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.


#### 16.2 PWM2: 2-Channel PWM Module


This module provides an additional pair of complimentary PWM outputs that can be used for:

- Independent PFC correction in a motor system
- Induction cooking

This module contains a duty cycle generator that provides two PWM outputs, numbered PWM2H1/ PWM2L1.







#### FIGURE 16-2: 2-CHANNEL PWM MODULE BLOCK DIAGRAM (PWM2)

#### 16.3 Motor Control PWM Resources

Many useful resources related to Motor Control PWM are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 16.3.1 KEY RESOURCES

- Section 14. "Motor Control PWM" (DS70187)
- · Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 16.4 PWM Control Registers

### REGISTER 16-1: PXTCON: PWM TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PTEN	—	PTSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTOPS<3:0>			PTCKPS<1:0>		PTMOD<1:0>	
bit 7							bit 0

Legend:					
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 15	PTEN: P	WM Time Base Timer Enabl	e bit		
		l time base is on I time base is off			
bit 14	Unimple	mented: Read as '0'			
bit 13	1 = PWN	PWM Time Base Stop in Idl I time base halts in CPU Idle I time base runs in CPU Idle	e mode		
bit 12-8	Unimple	mented: Read as '0'			
bit 7-4	PTOPS<	3:0>: PWM Time Base Outp	out Postscale Select bits		
	1111 <b>= 1</b>	:16 postscale			
	•				
	•				
	•				
		:2 postscale :1 postscale			
bit 3-2	PTCKPS	<1:0>: PWM Time Base Inp	ut Clock Prescale Select bits		
	10 = PW 01 = PW		· · /		
bit 1-0	PTMOD<	<1:0>: PWM Time Base Mod	le Select bits		
		M time base operates in a C M updates	continuous Up/Down Count mo	ode with interrupts for double	
	01 = PW	M time base operates in Sin	•	ode	
	00 <b>= PW</b>	M time base operates in a F	ree-Running mode		

REGISTER 16-2: PxT	MR: PWM TIMER COUNT VALUE REGISTER
--------------------	------------------------------------

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTDIR				PTMR<14:8>	•		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTM	R<7:0>			
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15	PTDIR: PWM Time Base Count Direction Status bit (read-only)
	1 = PWM time base is counting down
	0 = PWM time base is counting up
bit 14-0	PTMR<14:0>: PWM Time Base Register Count Value bits

#### REGISTER 16-3: PxTPER: PWM TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				PTPER<14:8	>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit i		'1' = Bit is set	set '0' = Bit is clea		ared	x = Bit is unkr	nown

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWM Time Base Period Value bits

### dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SEVTDIR <sup>(1)</sup>			5	SEVTCMP<14:8			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	MP<7:0> <sup>(2)</sup>			
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15SEVTDIR: Special Event Trigger Time Base Direction bit<sup>(1)</sup>1 = A Special Event Trigger occurs when the PWM time base is counting downward0 = A Special Event Trigger occurs when the PWM time base is counting upwardbit 14-0SEVTCMP<14:0>: Special Event Compare Value bits<sup>(2)</sup>

Note 1: This bit is compared with the PTDIR bit (PxTMR<15>) to generate the Special Event Trigger.

2: The PxSECMP<14:0> bits are compared with the PxTMR<14:0> bits to generate the Special Event Trigger.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_		_	_	_	PMOD3	PMOD2	PMOD1
bit 15					I		bit
U-0	R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
_	PEN3H <sup>(1)</sup>	PEN2H <sup>(1)</sup>	PEN1H <sup>(1)</sup>	—	PEN3L <sup>(1)</sup>	PEN2L <sup>(1)</sup>	PEN1L <sup>(1)</sup>
bit 7	•	•			·	•	bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	i as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '	0'				
bit 10-8	<ul> <li>PMOD3:PMOD1: PWM I/O Pair Mode bits</li> <li>1 = PWM I/O pin pair is in the Independent PWM Output mode</li> <li>0 = PWM I/O pin pair is in the Complementary Output mode</li> </ul>						

### REGISTER 16-5: PWMxCON1: PWM CONTROL REGISTER 1<sup>(2)</sup>

bit 7	Unimplemented: Read as '0'
bit 6-4	PEN3H:PEN1H: PWMxH I/O Enable bits <sup>(1)</sup>

 1 =	PWMxH	nin i	enabled	1 for	P\//M	output

- 0 = PWMxH pin disabled, I/O pin becomes general purpose I/O
- bit 3 Unimplemented: Read as '0'

- 1 = PWMxL pin is enabled for PWM output
  - 0 = PWMxL pin disabled, I/O pin becomes general purpose I/O
- **Note 1:** Reset condition of the PENxH and PENxL bits depends on the value of the PWMPIN Configuration bit in the FPOR Configuration register.
  - 2: PWM2 supports only one PWM I/O pin pair.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 16	-6: PWMx	CON2: PWM	CONTROL	REGISTER 2	2		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_		SEVO	PS<3:0>	
bit 15				·			bit 8
					DAMA	D/// 0	DAMA
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0 OSYNC	R/W-0 UDIS
bit 7		_		_	IUL	OSTINC	bit (
Legend:							
R = Readable b	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	1111 = 1:16 • • • • • • • • • • • • • • • • • • •	ostscale					
bit 7-3	Unimplemen	ted: Read as '0	,				
bit 2	1 = Updates f	ate Update Enab to the active PxI to the active PxI	DC registers		ed to the PWM	1 time base	
bit 1	<ul> <li>0 = Updates to the active PxDC registers are synchronized to the PWM time base</li> <li>OSYNC: Output Override Synchronization bit</li> <li>1 = Output overrides via the PxOVDCON register are synchronized to the PWM time base</li> <li>0 = Output overrides via the PxOVDCON register occur on next Tcy boundary</li> </ul>						
bit 0	<ul> <li>UDIS: PWM Update Disable bit</li> <li>1 = Updates from Duty Cycle and Period Buffer registers are disabled</li> <li>0 = Updates from Duty Cycle and Period Buffer registers are enabled</li> </ul>						

### REGISTER 16-6: PWMxCON2: PWM CONTROL REGISTER 2

#### REGISTER 16-7: PxDTCON1: DEAD-TIME CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PS<1:0>	1000-0	10,00-0		3<5:0>	10,00-0	10,00-0
bit 15	F371.02			DIE	5-5.02		hit 9
							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTA	PS<1:0>			DTA	<5:0>		
bit 7		1					bit 0
Legend:							
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
L							
bit 15-14	DTBPS<1:0	>: Dead-Time U	Init B Prescale	e Select bits			
	11 = Clock	period for Dead-	Time Unit B is	8 TCY			
		period for Dead-					
		period for Dead-					
	00 = Clock	period for Dead-	Time Unit B is	в ТСҮ			
bit 13-8	DTB<5:0>:	Unsigned 6-bit E	Dead-Time Va	lue for Dead-Ti	me Unit B bits		
bit 7-6	DTAPS<1:0	>: Dead-Time U	nit A Prescale	e Select bits			
	11 = Clock	period for Dead-	Time Unit A is	8 TCY			
	10 = Clock	period for Dead-	Time Unit A is	s 4 Tcy			
	01 = Clock	period for Dead-	Time Unit A is	S 2 TCY			
	00 = Clock	period for Dead-	Time Unit A is	з Тсү			

bit 5-0 DTA<5:0>: Unsigned 6-bit Dead-Time Value for Dead-Time Unit A bits

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 16-8: PXDTCON2: DEAD-TIME CONTROL REGISTER 2 <sup>(1)</sup>								
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	_	—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-6	Unimplemen	ted: Read as '	0'					
bit 5	bit 5 DTS3A: Dead-Time Select for PWMxH3 Signal Going Active bit							
		e provided from						
	0 = Dead time provided from Unit A							
bit 4	DTS3I: Dead-	Time Select fo	r PWMxL3 S	ignal Going Ina	ctive bit			

## REGISTER 16-8: PxDTCON2: DEAD-TIME CONTROL REGISTER 2<sup>(1)</sup>

	<ul> <li>1 = Dead time provided from Unit B</li> <li>0 = Dead time provided from Unit A</li> </ul>
bit 4	<b>DTS3I:</b> Dead-Time Select for PWMxL3 Signal Going Inactive bit
	<ul><li>1 = Dead time provided from Unit B</li><li>0 = Dead time provided from Unit A</li></ul>
bit 3	DTS2A: Dead-Time Select for PWMxH2 Signal Going Active bit
	<ul><li>1 = Dead time provided from Unit B</li><li>0 = Dead time provided from Unit A</li></ul>
bit 2	DTS2I: Dead-Time Select for PWMxL2 Signal Going Inactive bit
	<ul><li>1 = Dead time provided from Unit B</li><li>0 = Dead time provided from Unit A</li></ul>
bit 1	DTS1A: Dead-Time Select for PWMxH1 Signal Going Active bit
	<ul><li>1 = Dead time provided from Unit B</li><li>0 = Dead time provided from Unit A</li></ul>
bit 0	DTS1I: Dead-Time Select for PWMxL1 Signal Going Inactive bit
	1 = Dead time provided from Unit B
	0 = Dead time provided from Unit A

Note 1: PWM2 supports only one PWM I/O pin pair.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L
bit 15				1			bit 8
R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
FLTAM	—	_	—	—	FAEN3	FAEN2	FAEN1
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	FAOVxH<3:1>:FAOVxL<3:1>: Fault Input A PWM Override Value bits						
2.0 0	1 = The PWN	l output pin is c	lriven active c	it A PWM Over on an external F on an external	ault input eve		
bit 7	1 = The PWN	l output pin is c l output pin is c	lriven active c	on an external F	ault input eve		
	1 = The PWN 0 = The PWM <b>FLTAM:</b> Fault 1 = The Fault	l output pin is c l output pin is c : A Mode bit A input pin fur	driven active of driven inactive actions in the o	on an external F on an external Cycle-by-Cycle	Fault input eve I Fault input ev mode		ON<13:8>
bit 7	1 = The PWN 0 = The PWM <b>FLTAM:</b> Fault 1 = The Fault 0 = The Fault	l output pin is c l output pin is c : A Mode bit A input pin fur	Iriven active of Iriven inactive Inctions in the of Iches all contro	on an external F on an external Cycle-by-Cycle	Fault input eve I Fault input ev mode	rent	ON<13:8>
	1 = The PWM 0 = The PWM <b>FLTAM:</b> Fault 1 = The Fault 0 = The Fault <b>Unimplemen</b>	l output pin is c l output pin is c A Mode bit A input pin fur A input pin late	driven active of driven inactive actions in the of ches all contro	on an external F on an external Cycle-by-Cycle	Fault input eve I Fault input ev mode	rent	ON<13:8>
bit 7 bit 6-3	1 = The PWM 0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen FAEN3: Fault	l output pin is o l output pin is o A Mode bit A input pin fur A input pin lato <b>ted:</b> Read as f Input A Enable	driven active of driven inactive notions in the of ches all contro 0' e bit	on an external F on an external Cycle-by-Cycle	ault input eve I Fault input ev mode ogrammed sta	rent	ON<13:8>
bit 7 bit 6-3	<ol> <li>1 = The PWM</li> <li>0 = The PWM</li> <li>FLTAM: Fault</li> <li>1 = The Fault</li> <li>0 = The Fault</li> <li>Unimplemen</li> <li>FAEN3: Fault</li> <li>1 = PWMxH3</li> </ol>	l output pin is c l output pin is c A Mode bit A input pin fur A input pin late <b>ted:</b> Read as ' Input A Enable /PWMxL3 pin p	driven active of driven inactive notions in the ches all contro 0' e bit pair is controlle	on an external F on an external Cycle-by-Cycle ol pins to the pr	ault input eve I Fault input ev mode ogrammed sta ut A	rent	ON<13:8>
bit 7 bit 6-3 bit 2	1 = The PWM 0 = The PWM <b>FLTAM:</b> Fault 1 = The Fault 0 = The Fault <b>Unimplemen</b> <b>FAEN3:</b> Fault 1 = PWMxH3 0 = PWMxH3 FAEN2: Fault	l output pin is c l output pin is c A Mode bit A input pin fur A input pin lat <b>ted:</b> Read as f Input A Enable /PWMxL3 pin p Input A Enable	driven active of driven inactive octions in the o ches all contro o' e bit pair is controllo pair is not con e bit	on an external F on an external Cycle-by-Cycle of pins to the pr ed by Fault Inp trolled by Fault	Fault input eve I Fault input ev mode ogrammed sta ut A Input A	rent	ON<13:8>
bit 7 bit 6-3 bit 2	<ul> <li>1 = The PWM</li> <li>0 = The PWM</li> <li>FLTAM: Fault</li> <li>1 = The Fault</li> <li>0 = The Fault</li> <li>Unimplemen</li> <li>FAEN3: Fault</li> <li>1 = PWMxH3</li> <li>0 = PWMxH3</li> <li>FAEN2: Fault</li> <li>1 = PWMxH2</li> </ul>	l output pin is c l output pin is c A Mode bit A input pin fur A input pin lat ted: Read as Input A Enable /PWMxL3 pin p Input A Enable /PWMxL2 pin p	driven active of driven inactive actions in the of ches all contro o' e bit pair is controllo pair is not con e bit pair is controllo	on an external F on an external Cycle-by-Cycle of pins to the pr ed by Fault Inp	Fault input eve I Fault input ev mode ogrammed sta ut A Input A ut A	rent	ON<13:8>
bit 7 bit 6-3 bit 2 bit 1	<ol> <li>1 = The PWM</li> <li>0 = The PWM</li> <li>FLTAM: Fault</li> <li>1 = The Fault</li> <li>0 = The Fault</li> <li>Unimplemen</li> <li>FAEN3: Fault</li> <li>1 = PWMxH3</li> <li>0 = PWMxH3</li> <li>FAEN2: Fault</li> <li>1 = PWMxH2</li> <li>0 = PWMxH2</li> <li>0 = PWMxH2</li> </ol>	l output pin is c l output pin is c A Mode bit A input pin fur A input pin lat ted: Read as Input A Enable /PWMxL3 pin p Input A Enable /PWMxL2 pin p	driven active of driven inactive octions in the ches all contro o' e bit pair is controllo pair is controllo pair is controllo pair is not con	on an external F on an external Cycle-by-Cycle of pins to the pr ed by Fault Inp trolled by Fault ed by Fault Inp	Fault input eve I Fault input ev mode ogrammed sta ut A Input A ut A	rent	ON<13:8>
bit 7 bit 6-3	<ul> <li>1 = The PWW</li> <li>0 = The PWW</li> <li>FLTAM: Fault</li> <li>1 = The Fault</li> <li>0 = The Fault</li> <li>Unimplemen</li> <li>FAEN3: Fault</li> <li>1 = PWMxH3</li> <li>0 = PWMxH3</li> <li>FAEN2: Fault</li> <li>1 = PWMxH2</li> <li>0 = PWMxH2</li> <li>0 = PWMxH2</li> <li>FAEN1: Fault</li> <li>1 = PWMxH1</li> </ul>	I output pin is o output pin is o A Mode bit A input pin fur A input pin lato ted: Read as f Input A Enable /PWMxL3 pin p /PWMxL2 pin p /PWMxL2 pin p /PWMxL2 pin p /PWMxL2 pin p	driven active of driven inactive actions in the ches all contro o' e bit pair is controll pair is not con e bit pair is controll pair is not con e bit pair is not con e bit	on an external F on an external Cycle-by-Cycle of pins to the pr ed by Fault Inp trolled by Fault ed by Fault Inp	Fault input eve I Fault input eve mode ogrammed sta ut A Input A Input A Input A	rent	ON<13:8>

## REGISTER 16-9: PxFLTACON: FAULT A CONTROL REGISTER<sup>(1)</sup>

Note 1: PWM2 supports only one PWM I/O pin pair.

REGISTER 16-10:	PxOVDCON: OVERRIDE CONTROL REGISTER <sup>(1)</sup>
-----------------	--

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L
bit 7				·		•	bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	POVDxH<3:1	>:POVDxL<3:	1>: PWM Out	tout Override b	its		

 bit 13-8
 POVDxH<3:1>:POVDxL<3:1>: PWM Output Override bits

 1 = Output on PWMx I/O pin is controlled by the PWM generator
 0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bit

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-0
 POUTxH<3:1>:POUTxL<3:1>: PWM Manual Output bits

 1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bit is cleared

0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bit is cleared

Note 1: PWM2 supports only one PWM I/O pin pair.

### REGISTER 16-11: PxDC1: PWM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' =			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-0 PDC1<15:0>: PWM Duty Cycle 1 Value bits

#### REGISTER 16-12: P1DC2: PWM DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC2	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC2	2<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PDC2<15:0>: PWM Duty Cycle 2 Value bits

### REGISTER 16-13: P1DC3: PWM DUTY CYCLE REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		PDC	3<15:8>				
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		PDC	3<7:0>				
						bit 0	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
	R/W-0	R/W-0 R/W-0	PDC R/W-0 R/W-0 R/W-0 PDC Dit W = Writable bit	PDC3<15:8> R/W-0 R/W-0 R/W-0 PDC3<7:0> bit W = Writable bit U = Unimpler	PDC3<15:8>           R/W-0         R/W-0         R/W-0           PDC3<7:0>           bit         W = Writable bit         U = Unimplemented bit, real	PDC3<15:8>         R/W-0       R/W-0       R/W-0       R/W-0         PDC3<7:0>       U = Unimplemented bit, read as '0'	

bit 15-0 PDC3<15:0>: PWM Duty Cycle 3 Value bits

### 17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70208) of "dsPIC33F/PIC24H the Family Reference Manual", which is available the Microchip from web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.


The operational features of the QEI include:

- Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- · Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits, QEIM<2:0> bits (QEIxCON<10:8>). Figure 17-1 depicts the Quadrature Encoder Interface block diagram.

**Note:** An 'x' used in the names of pins, control/ status bits and registers denotes a particular Quadrature Encoder Interface (QEI) module number (x = 1 or 2).





#### 17.1 QEI Resources

Many useful resources related to QEI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 17.1.1 KEY RESOURCES

- Section 15. "Quadature Encoder Interface (QEI)" (DS70208)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 17.2 **QEI Control Registers**

R/W-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
CNTERR <sup>(1)</sup>		QEISIDL	INDEX	UPDN <sup>(2)</sup>		QEIM<2:0>				
bit 15				•			bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SWPAB	PCDOUT	TQGATE	TQCK	PS<1:0>	POSRES	TQCS	UPDN_SRO			
bit 7							bit			
Legend:										
R = Readable	, bit	M = Mritabla	hit	II – Unimplo	monted hit read	d oo 'O'				
		W = Writable		•	mented bit, read					
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unl	known			
bit 15	CNTERR: Co	ount Error Statu	s Flag bit <sup>(1)</sup>							
		count error has								
	•	on count error h								
bit 14	-	ted: Read as '								
bit 13		p in Idle Mode								
		ue module ope module operat			lie mode					
bit 12		-								
	INDEX: Index Pin State Status bit (read-only) 1 = Index pin is High									
	0 = Index pin									
bit 11	<b>UPDN:</b> Position Counter Direction Status bit <sup>(2)</sup>									
	1 = Position Counter Direction is positive (+)									
		Counter Direction	•							
bit 10-8		Quadrature En								
	111 = Quadra (MAXx		interface enal	oled (x4 mode)	with position co	ounter reset b	y match			
	•	,	nterface enat	oled (x4 mode)	with Index Puls	se reset of pos	sition counter			
		110 = Quadrature Encoder Interface enabled (x4 mode) with Index Pulse reset of position counter 101 = Quadrature Encoder Interface enabled (x2 mode) with position counter reset by match								
	(MAXxCNT)									
	100 = Quadrature Encoder Interface enabled (x2 mode) with Index Pulse reset of position counter									
	011 = Unused (Module disabled) 010 = Unused (Module disabled)									
	001 = Starts 16-bit Timer									
	000 = Quadra	ature Encoder	nterface/Time	er off						
bit 7	SWPAB: Pha	ise A and Phas	e B Input Swa	ap Select bit						
	1 = Phase A a	and Phase B ir	puts swapped	d						
	0 = Phase A a	and Phase B ir	puts not swap	pped						
bit 6	PCDOUT: Po	sition Counter	Direction Stat	e Output Enab	le bit					
	1 = Position C	Counter Direction	on Status Out	put Enable (QI	El logic controls	state of I/O p	in)			
	0 = Position C	Counter Direction	on Status Out	put Disabled (I	Normal I/O pin o	operation)				
Note 1: Th	is bit only applie	s when OFIM	<2:0> = '110'	<b>or</b> '100'						
	ad-only bit whe				QEIM<2:0> = '0	001'.				
	escaler utilized f									
	is bit applies on		-	or 110.						
	hen configured f	-			<u>,</u>					

REGISTER 17-1: QEIxCON: QEIx CONTROL REGISTER (x = 1 or 2)

5: When configured for QEI mode, this control bit is a 'don't care'.

#### **REGISTER 17-1: QEIXCON: QEIX CONTROL REGISTER (x = 1 or 2) (CONTINUED)**

bit 5	<b>TQGATE:</b> Timer Gated Time Accumulation Enable bit 1 = Timer gated time accumulation enabled 0 = Timer gated time accumulation disabled
bit 4-3	<b>TQCKPS&lt;1:0&gt;:</b> Timer Input Clock Prescale Select bits <sup>(3)</sup> 11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value
bit 2	<ul> <li>POSRES: Position Counter Reset Enable bit<sup>(4)</sup></li> <li>1 = Index Pulse resets Position Counter</li> <li>0 = Index Pulse does not reset Position Counter</li> </ul>
bit 1	<b>TQCS:</b> Timer Clock Source Select bit 1 = External clock from pin QEAx (on the rising edge) 0 = Internal clock (TcY)
bit 0	<b>UPDN_SRC:</b> Position Counter Direction Selection Control bit <sup>(5)</sup> 1 = QEBx pin state defines position counter direction 0 = Control/Status bit, UPDN (QEIxCON<11>), defines timer counter (POSxCNT) direction

- Note 1: This bit only applies when QEIM < 2:0 > = '110' or '100'.
  - 2: Read-only bit when QEIM<2:0> = '1xx'. Read/write bit when QEIM<2:0> = '001'.
  - **3:** Prescaler utilized for 16-bit Timer mode only.
  - 4: This bit applies only when QEIM < 2:0 > = 100 or 110.
  - 5: When configured for QEI mode, this control bit is a 'don't care'.

_	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	_	—	_	—	IMV<	:1:0>	CEID			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
QEOUT		QECK<2:0>		—			—			
bit 7							bit (			
Legend:										
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, read	as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15-11	Unimplemen	ited: Read as '0	3							
bit 10-9		dex Match Valu								
	QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset.									
	In x4 Quadrature Count Mode:									
	IMV1 = Required State of Phase B input signal for match on index pulse									
	IMV0 = Required State of Phase A input signal for match on index pulse									
	In x4 Quadrature Count Mode: IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)									
	IMV1 = Selects Phase input signal for index state match (0 = Phase A, 1 = Phase B) IMV0 = Required state of the selected Phase input signal for match on index pulse									
hit Q										
bit 8	CEID: Count Error Interrupt Disable bit 1 = Interrupts due to count errors are disabled									
	1 = Interrupts				signal for match	n on index pulse				
DILO		due to count e	rors are disa	bled	signal for match	n on index pulse				
	0 = Interrupts	due to count en due to count en	rrors are disa rrors are enal	bled	-	ו on index pulse				
bit 7	0 = Interrupts QEOUT: QEA	due to count e	rors are disa rors are enal Pin Digital Fi	bled	-	n on index pulse				
	0 = Interrupts QEOUT: QEA 1 = Digital filt	due to count en due to count en Ax/QEBx/INDXx	rrors are disa rrors are enal Pin Digital Fi led	bled bled ilter Output End	-	ו on index pulse				
	0 = Interrupts QEOUT: QEA 1 = Digital filt 0 = Digital filt	a due to count en a due to count en Ax/QEBx/INDXx er outputs enab er outputs disab	rrors are disa rrors are enal Pin Digital Fi led led (normal p	bled bled ilter Output Ena bin operation)	able bit	ו on index pulse				
bit 7	0 = Interrupts QEOUT: QEA 1 = Digital filt 0 = Digital filt	a due to count en a due to count en Ax/QEBx/INDXx er outputs enab er outputs disab QEAx/QEBx/IN	rrors are disa rrors are enal Pin Digital Fi led led (normal p	bled bled ilter Output Ena bin operation)	able bit	n on index pulse				
bit 7	0 = Interrupts QEOUT: QEA 1 = Digital filt 0 = Digital filt QECK<2:0>:	a due to count en a due to count en Ax/QEBx/INDXx er outputs enab er outputs disab QEAx/QEBx/IN Clock Divide	rrors are disa rrors are enal Pin Digital Fi led led (normal p	bled bled ilter Output Ena bin operation)	able bit	n on index pulse				
bit 7	0 = Interrupts <b>QEOUT:</b> QEA 1 = Digital filt 0 = Digital filt <b>QECK&lt;2:0&gt;:</b> 111 = 1:256	a due to count en a due to count en Ax/QEBx/INDXx er outputs enab er outputs disat QEAx/QEBx/IN Clock Divide Clock Divide	rrors are disa rrors are enal Pin Digital Fi led led (normal p	bled bled ilter Output Ena bin operation)	able bit	n on index pulse				
bit 7	0 = Interrupts QEOUT: QEA 1 = Digital filt 0 = Digital filt QECK<2:0>: 111 = 1:256 110 = 1:128 101 = 1:64 C 100 = 1:32 C	a due to count en a due to count en ax/QEBx/INDXx er outputs enab er outputs disab QEAx/QEBx/IN Clock Divide Clock Divide lock Divide lock Divide	rrors are disa rrors are enal Pin Digital Fi led led (normal p	bled bled ilter Output Ena bin operation)	able bit	n on index pulse				
bit 7	0 = Interrupts QEOUT: QEA 1 = Digital filt 0 = Digital filt QECK<2:0>: 111 = 1:256 110 = 1:128 101 = 1:64 C 100 = 1:32 C 011 = 1:16 C	a due to count en a due to count en ax/QEBx/INDXx er outputs enab er outputs disab QEAx/QEBx/IN Clock Divide Clock Divide lock Divide lock Divide lock Divide	rrors are disa rrors are enal Pin Digital Fi led led (normal p	bled bled ilter Output Ena bin operation)	able bit	n on index pulse				
bit 7	0 = Interrupts QEOUT: QEA 1 = Digital filt 0 = Digital filt QECK<2:0>: 111 = 1:256 110 = 1:128 101 = 1:64 C 100 = 1:32 C 011 = 1:16 C 010 = 1:4 Clc	a due to count en a due to count en ax/QEBx/INDXx er outputs enab er outputs disat QEAx/QEBx/IN Clock Divide Clock Divide lock Divide lock Divide lock Divide lock Divide	rrors are disa rrors are enal Pin Digital Fi led led (normal p	bled bled ilter Output Ena bin operation)	able bit	n on index pulse				
bit 7	0 = Interrupts QEOUT: QEA 1 = Digital filt 0 = Digital filt QECK<2:0>: 111 = 1:256 110 = 1:128 101 = 1:64 C 100 = 1:32 C 011 = 1:16 C 010 = 1:4 Clc 001 = 1:2 Clc	a due to count en a due to count en ax/QEBx/INDXx er outputs enab er outputs disat QEAx/QEBx/IN Clock Divide Clock Divide lock Divide lock Divide lock Divide ock Divide ock Divide	rrors are disa rrors are enal Pin Digital Fi led led (normal p	bled bled ilter Output Ena bin operation)	able bit	n on index pulse				
bit 7	0 = Interrupts QEOUT: QEA 1 = Digital filt 0 = Digital filt QECK<2:0>: 111 = 1:256 110 = 1:128 101 = 1:64 C 100 = 1:32 C 011 = 1:16 C 010 = 1:2 Clc 000 = 1:1 Clc	a due to count en a due to count en ax/QEBx/INDXx er outputs enab er outputs disat QEAx/QEBx/IN Clock Divide Clock Divide lock Divide lock Divide lock Divide ock Divide ock Divide	rors are disa rors are enal Pin Digital F led led (normal p DXx Digital F	bled bled ilter Output Ena bin operation)	able bit	n on index pulse				

NOTES:

#### SERIAL PERIPHERAL 18.0 **INTERFACE (SPI)**

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304. the of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) the "dsPIC33F/PIC24H Family of Reference Manual", which is available the Microchip from web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with Motorola® SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- · SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active-low slave select)

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.



#### **FIGURE 18-1:** SPI MODULE BLOCK DIAGRAM

#### 18.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
  - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
  - b) If FRMPOL = 0, use a pull-up resistor on  $\frac{1}{SSx}$ .

Note:	This insures		that	the	first	fra	ame
	transmission a		after	initializa	ation	is	not
	shifted or corrupted.						

- 2. In non-framed 3-wire mode, (i.e., not using SSx from a master):
  - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
  - b) If CKP = <u>0</u>, always place a pull-down resistor on SSx.
  - **Note:** This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the SSx pin, which indicates the start of a data frame.
  - **Note:** Not all third-party devices support Frame mode timing. Refer to the SPI electrical characteristics for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

#### 18.2 SPI Resources

Many useful resources related to SPI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 18.2.1 KEY RESOURCES

- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

#### 18.3 SPI Control Registers

#### R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 SPIEN SPISIDL bit 15 bit 8 U-0 R/C-0 U-0 U-0 U-0 U-0 R-0 R-0 SPIROV SPITBF SPIRBF bit 7 bit 0 Legend: C = Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins 0 = Disables module bit 14 Unimplemented: Read as '0' bit 13 SPISIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-7 Unimplemented: Read as '0' bit 6 SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register 0 = No overflow has occurred Unimplemented: Read as '0' bit 5-2 bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB

#### REGISTER 18-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		_	DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>
bit 15			2.000.0	2.0020			bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN <sup>(3)</sup>	CKP	MSTEN		SPRE<2:0>(2	-)	PPRE<	<1:0> <sup>(2)</sup>
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	DISSCK: Dis 1 = Internal S		bit (SPI Maste abled, pin func	er modes only) tions as I/O			
bit 11	1 = SDOx pir	able SDOx Pin i is not used by i is controlled b	, module; pin f	unctions as I/C	)		
bit 10	1 = Commun	ord/Byte Comm ication is word- ication is byte-	wide (16 bits)				
bit 9	Master mode 1 = Input data 0 = Input data Slave mode:	a sampled at en a sampled at m	nd of data out iddle of data o				
bit 8	1 = Serial out		ges on transitio		clock state to Idl ck state to activ		
bit 7	<b>SSEN:</b> Slave 1 = <u>SSx</u> pin ι	Select Enable ised for Slave i	bit (Slave mo node			·	
bit 6	<b>CKP:</b> Clock F 1 = Idle state	Polarity Select I for clock is a h	oit igh level; activ	/e state is a lov e state is a higl	v level		
bit 5		ter Mode Enat		U			

## REGISTER 18-2: SPIxCON1: SPIx CONTROL REGISTER 1

- Note 1: This bit is not used in Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
  - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
  - **3:** This bit must be cleared when FRMEN = 1.

#### REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- Note 1: This bit is not used in Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
  - **2:** Do not set both Primary and Secondary prescalers to a value of 1:1.
  - **3:** This bit must be cleared when FRMEN = 1.

	0-J. JEINO						
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	_	—	—	_	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	—	—	_	FRMDLY	—
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkno	own
bit 15	FRMEN: Frai	med SPIx Suppo	ort bit				
	1 = Framed S	Plx support ena	abled (SSx pi	in used as fram	ne sync pulse in	put/output)	
	0 = Framed S	SPIx support dis	abled				
bit 14	SPIFSD: Fra	me Sync Pulse I	Direction Cor	ntrol bit			
	1 = Frame sy	nc pulse input (	slave)				
	0 = Frame sy	nc pulse output	(master)				
bit 13	FRMPOL: Fr	ame Sync Pulse	Polarity bit				

### REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

1 = Frame sync pulse is active-high0 = Frame sync pulse is active-low

FRMDLY: Frame Sync Pulse Edge Select bit

1 = Frame sync pulse coincides with first bit clock0 = Frame sync pulse precedes first bit clock

Unimplemented: This bit must not be set to '1' by the user application

Unimplemented: Read as '0'

bit 12-2

bit 1

bit 0

### 19.0 INTER-INTEGRATED CIRCUIT™ (I<sup>2</sup>C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304. dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 19. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit ( $I^2C$ ) module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard, with a 16-bit interface.

The I<sup>2</sup>C module has a 2-pin interface:

- The SCLx pin is clock
- The SDAx pin is data

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both Master and Slave modes of operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation, detects bus collision and arbitrates accordingly

### 19.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7 and 10-bit addressing.


The  $l^2C$  module can operate either as a slave or a master on an  $l^2C$  bus.

The following types of  $I^2C$  operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.





### 19.2 I<sup>2</sup>C Resources

Many useful resources related to  $I^2C$  are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwprod-
	ucts/Devices.aspx?dDoc-
	Name=en532315

#### 19.2.1 KEY RESOURCES

- Section 19. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 19.3 I<sup>2</sup>C Registers

The I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CxSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- The I2CxADD register holds the slave address
- A status bit, ADD10, indicates 10-bit Address mode
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

REGISTER 1	9-1: I2CxC	ON: I2Cx CC	NTROL REG	SISTER						
R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7	0		1 7.0				bit (			
Legend:		U = Unimplei	nented bit, rea	d as '0'						
R = Readable	bit	W = Writable		HS = Set in h	ardware	HC = Cleared	in Hardware			
-n = Value at f		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr				
	on	1 Dicio de	•	e Bitle die						
bit 15		he I2Cx modu			and SCLx pins a ed by port func	as serial port pir tions	าร			
bit 14	Unimplemen	ted: Read as	0'							
bit 13	I2CSIDL: Sto	p in Idle Mode	bit							
			eration when de tion in Idle mod		n Idle mode					
bit 12	<b>SCLREL:</b> SCLx Release Control bit (when operating as I <sup>2</sup> C slave)									
	1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch)									
	at beginning of If STREN = 0	., software can of slave transn :	nission. Hardwa	are clear at en	d of slave rece	elease clock). H otion. ear at beginning				
bit 11		e is enabled; a	ral Managemer all addresses A	-	MI) Enable bit					
bit 10	1 = I2CxADD	Slave Address is a 10-bit slav is a 7-bit slave	ve address							
bit 9	1 = Slew rate	able Slew Rate control disable control enable	ed							
bit 8	SMEN: SMbus Input Levels bit									
	<ul> <li>1 = Enable I/O pin thresholds compliant with SMbus specification</li> <li>0 = Disable SMbus input thresholds</li> </ul>									
bit 7	GCEN: Gene	ral Call Enable	bit (when ope	rating as I <sup>2</sup> C s	slave)					
	(module is	terrupt when a s enabled for r all address dis	eception)	ddress is recei	ved in the I2Cx	RSR				
bit 6	STREN: SCL	x Clock Stretc	n Enable bit (w	hen operating	as l <sup>2</sup> C slave)					
	Used in conju 1 = Enable so	nction with SC oftware or rece		hing	,					

# REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

### REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive) Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	<ul> <li>ACKEN: Acknowledge Sequence Enable bit</li> <li>(when operating as I<sup>2</sup>C master, applicable during master receive)</li> <li>1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence</li> <li>0 = Acknowledge sequence not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as I <sup>2</sup> C master) 1 = Enables Receive mode for I <sup>2</sup> C. Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	<ul> <li>PEN: Stop Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<ul> <li>RSEN: Repeated Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence</li> <li>0 = Repeated Start condition not in progress</li> </ul>
bit 0	<b>SEN:</b> Start Condition Enable bit (when operating as I <sup>2</sup> C master) 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence 0 = Start condition not in progress

REGISTER 1	9-2: I2CxS	TAT: I2Cx ST	ATUS REG	STER					
R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC		
ACKSTAT	TRSTAT			_	BCL	GCSTAT	ADD10		
bit 15				·		·	bit 8		
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC		
IWCOL	I2COV	D_A	Р	S	RW	RBF	TBF		
bit 7	1			I			bit (		
Legend:		C = Clear on	ly bit	U = Unimpler	nented bit, rea	d as '0'			
R = Readable	bit	W = Writable	-	HS = Set in h		HSC = Hardw	are set/cleare		
-n = Value at P	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr			
	•		•	0 21010 010					
bit 15	(when operat 1 = NACK re 0 = ACK rece	cknowledge St ting as I <sup>2</sup> C™ m ceived from sla eived from slav t or clear at end	aster, applica ave e		ransmit operati	on)			
bit 14	<b>TRSTAT:</b> Tra 1 = Master tr 0 = Master tr	nsmit Status bi ansmit is in pro ansmit is not in	t (when opera ogress (8 bits - o progress	ting as I <sup>2</sup> C ma + ACK)		e to master trans and of slave Ack	·		
bit 13-11	Unimplemer	nted: Read as	ʻ0 <b>'</b>						
bit 10	BCL: Master Bus Collision Detect bit								
	0 = No collisi	llision has beer on t at detection o			peration				
bit 9	1 = General ( 0 = General (	neral Call Statu call address wa call address wa t when address	as received as not received		ess. Hardware o	clear at Stop dei	ection.		
bit 8	1 = 10-bit ad 0 = 10-bit ad	bit Address Stat dress was mate dress was not i t at match of 2r	ched matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.		
bit 7	IWCOL: Writ	e Collision Det	ect bit						
	0 = No collisi	on	c		ause the I <sup>2</sup> C mo ousy (cleared by	-			
bit 6		vive Overflow F				· · · ·			
	1 = A byte wa 0 = No overfl	as received wh ow	ile the I2CxR0	-	still holding the				
bit 5		ddress bit (whe							
	1 = Indicates 0 = Indicates	that the last by that the last by	yte received w yte received w	vas data vas device add	ress by reception of	slave byte.			
bit 4	0 = Stop bit v	that a Stop bit vas not detecte t or clear when	ed last		p detected.				

# REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER

### REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	<ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware set or clear after reception of I<sup>2</sup>C device address byte.</li> </ul>
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	—	—	AMSK9	AMSK8
bit 15		-				-	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7						·	bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

### REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

### 20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN 2.0, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA<sup>®</sup> encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity options (for 8-bit data)
- One or two stop bits
- <u>Hardware</u> flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- Baud rates ranging from 4 Mbps to 61 bps at 4x mode at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- · 4-deep FIFO Receive Data buffer
- · Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive interrupts
- · A separate interrupt for all UART error conditions
- Loopback mode for diagnostic support
- · Support for sync and break characters
- · Support for automatic baud rate detection
- IrDA<sup>®</sup> encoder and decoder logic
- 16x baud clock output for IrDA<sup>®</sup> support

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

#### FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM



**Note 1:** Both UART1 and UART2 can trigger a DMA data transfer.

2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

#### 20.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, UART receive inputs react the to complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
  - a) If URXINV = 0, use a pull-up resistor on the RX pin.
  - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

#### 20.2 UART Resources

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 20.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 20.3 UART Control Registers

### REGISTER 20-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN <sup>(1)</sup>	—	USIDL	IREN <sup>(2)</sup>	RTSMD	—	UEN<1:0>	
bit 15 bit 8							bit 8

R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL	<1:0>	STSEL
bit 7							bit 0

Legend:	HC = Hardware cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	UARTEN: UARTx Enable bit
	<ul> <li>1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN&lt;1:0&gt;</li> <li>0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption minimal</li> </ul>
bit 14	Unimplemented: Read as '0'
bit 13	USIDL: Stop in Idle Mode bit
	<ul><li>1 = Discontinue module operation when device enters Idle mode</li><li>0 = Continue module operation in Idle mode</li></ul>
bit 12	IREN: IrDA <sup>®</sup> Encoder and Decoder Enable bit <sup>(2)</sup>
	<ul> <li>1 = IrDA encoder and decoder enabled</li> <li>0 = IrDA encoder and decoder disabled</li> </ul>
bit 11	RTSMD: Mode Selection for UxRTS Pin bit
	<ul> <li>1 = UxRTS pin in Simplex mode</li> <li>0 = UxRTS pin in Flow Control mode</li> </ul>
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UARTx Enable bits
	<ul> <li>11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches</li> <li>10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used</li> <li>01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches</li> <li>00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by port latches</li> </ul>
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit
	<ul> <li>1 = UARTx continues to sample the UxRX pin; interrupt generated on falling edge; bit cleared in hardware on following rising edge</li> <li>0 = No wake-up enabled</li> </ul>
bit 6	LPBACK: UARTx Loopback Mode Select bit
bit o	1 = Enable Loopback mode 0 = Loopback mode is disabled
bit 5	ABAUD: Auto-Baud Enable bit
Dit 0	<ul> <li>1 = Enable baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion</li> <li>0 = Baud rate measurement disabled or completed</li> </ul>
Note 1:	Refer to <b>Section 17. "UART"</b> (DS70188) in the <i>"dsPIC33F/PIC24H Family Reference Manual"</i> for information on enabling the UART module for receive or transmit operation.

2: This feature is only available for the 16x BRG mode (BRGH = 0).

#### REGISTER 20-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	<ul> <li>BRGH: High Baud Rate Enable bit</li> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	<b>STSEL:</b> Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN <sup>(1)</sup>	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0
Legend: C = Clear only bit		/ bit	HC = Hardware cleared				
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

-II – value	
bit 15,13	UTXISEL<1:0>: Transmission Interrupt Mode Selection bits
	11 = Reserved; do not use
	10 = Interrupt when a character is transferred to the Transmit Shift register, and as a result, the transmit buffer becomes empty
	01 = Interrupt when the last character is shifted out of the Transmit Shift register; all transmit
	operations are completed
	00 = Interrupt when a character is transferred to the Transmit Shift register (this implies there is
	at least one character open in the transmit buffer)
bit 14	UTXINV: Transmit Polarity Inversion bit
	$\frac{\text{If IREN = 0:}}{1 - 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + $
	1 = UxTX Idle state is '0' 0 = UxTX Idle state is '1'
	If IREN = 1: 1 = IrDA encoded UxTX Idle state is '1'
	0 = IrDA encoded UXTX Idle state is '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit;
	cleared by hardware upon completion
	0 = Sync Break transmission disabled or completed
bit 10	UTXEN: Transmit Enable bit <sup>(1)</sup>
	1 = Transmit enabled, UxTX pin controlled by UARTx
	<ul> <li>0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port</li> </ul>
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
DIL 9	1 = Transmit buffer is full
	<ul> <li>0 = Transmit buffer is not full, at least one more character can be written</li> </ul>
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	1 = Transmit Shift register is empty and transmit buffer is empty (the last transmission has completed)
	0 = Transmit Shift register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)
	0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters
Note 1:	Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for

**Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

#### REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	<ul> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 →0 transition) resets the receiver buffer and the UxRSR to the empty state</li> </ul>
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>

**Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

### 21.0 ENHANCED CAN (ECAN™) MODULE

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- · Three full acceptance filter masks
- DeviceNet<sup>™</sup> addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

### 21.2 Frame Types


The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

- Extended Data Frame:
- An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- · Remote Frame:
- It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.
- Error Frame:
- An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.
- Overload Frame:
- An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.
- · Interframe Space:
- Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.





### 21.3 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- · Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- · Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

### 21.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- · All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

### 21.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

### 21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when the REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

### 21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

### 21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting the REQOP<2:0> = 111. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

### 21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

### 21.4 ECAN Resources

Many useful resources related to ECAN are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

### 21.4.1 KEY RESOURCES

- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 21.5 ECAN Control Registers

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0				
_	—	CSIDL	ABAT			REQOP<2:0>					
bit 15							bit 8				
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0				
	OPMODE<2:0>	>	_	CANCAP	_	_	WIN				
bit 7							bit (				
Legend:		r = Bit is Res	erved								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15-14	Unimplemen	ted: Read as '	0'								
bit 13	CSIDL: Stop	in Idle Mode bi	t								
				device enters Id	lle mode						
bit 12	<ul> <li>0 = Continue module operation in Idle mode</li> <li>ABAT: Abort All Pending Transmissions bit</li> </ul>										
	1 = Signal all transmit buffers to abort transmission										
	0 = Module will clear this bit when all transmissions are aborted										
bit 11	Reserved: Do	o not use									
bit 10-8	REQOP<2:0>	-: Request Op	eration Mode	bits							
	110 = Reserv 101 = Reserv 100 = Set Co 011 = Set Lis 010 = Set Loo 001 = Set Dis	ved nfiguration mo ten Only Mode opback mode	de								
bit 7-5	OPMODE<2:	0>: Operation	Mode bits								
		111 = Module is in Listen All Messages mode 110 = Reserved									
	101 = Reserv										
		e is in Configur									
		e is in Listen O e is in Loopbac	•								
		•									
		001 = Module is in Disable mode 000 = Module is in Normal Operation mode									
bit 4	Unimplemen	ted: Read as '	0'								
bit 3	CANCAP: CA	AN Message R	eceive Timer	Capture Event	Enable bit						
	1 = Enable in 0 = Disable C		sed on CAN r	message receiv	'e						
bit 2-1		ted: Read as '	0'								
bit 0		ap Window Sel									
		•									
	1 = Use filter window 0 = Use buffer window										

### REGISTER 21-1: CICTRL1: ECAN™ CONTROL REGISTER 1

<b>REGISTER 21</b>	1-2: CiCTR	L2: ECAN™	CONTROL	REGISTER 2	2			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—		—	—	
bit 15							bit 8	
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
—	—	—	DNCNT<4:0>					
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit i		x = Bit is unkn	iown	
bit 15-5	Unimplemen	ted: Read as '	)'					
bit 4-0	DNCNT<4:0>	: DeviceNet™	Filter Bit Num	ber bits				

10010-11111 = Invalid selection

10001 = Compare up to data byte 3, bit 6 with EID<17>

•

•

00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	_				FILHIT<4:0>		
oit 15							bit
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
_				ICODE<6:0>			
pit 7							bit
Legend:							
R = Readable bit W = Writable bit		U = Unimplei	mented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	FILHIT<4:0>	: Filter Hit Num	ber bits				
		1 = Reserved					
	01111 = Filte	er 15					
	•						
	•						
	• 00001 = Filte	ar 1					
	000001 = Filte						
bit 7		ted: Read as '	0'				
bit 6-0	ICODE<6:0>	: Interrupt Flag	Code bits				
		11111 = Rese					
		IFO almost full					
		leceiver overflo Vake-up interru					
	1000001 <b>=</b> E		F -				
	1000000 <b>= N</b>	lo interrupt					
	•						
	•						
	•	11111 <b>– D</b> ooo	nind				
		11111 = Rese B15 buffer Inte					
	•						
	•						
	•						
		B9 buffer inter					
		B8 buffer inter					
		RB6 buffer inte					
	0000101 <b>= T</b>	RB5 buffer inte	errupt				
		RB4 buffer inte					
		RB3 buffer inte RB2 buffer inte					
		RB1 buffer inte					
		RB0 Buffer inte					

<b>REGISTER 21</b>	-4: CiFCT	RL: ECAN™	FIFO CON		TER					
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
[	MABS<2:0>			_	—	_	_			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	_			FSA<4:0>					
bit 7							bit 0			
Legend:										
R = Readable b	R = Readable bit W = Writable b			U = Unimplemented bit, read as '0'						
-n = Value at PC	)R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 12-5 bit 4-0	111 = Reserv 110 = 32 buff 101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe Unimplemen FSA<4:0>: F	>: DMA Buffer S ved fers in DMA RA fers in DMA RA fers in DMA RA fers in DMA RAM rs in DMA RAM rs in DMA RAM rs in DMA RAM ted: Read as (0 IFO Area Starts d buffer RB31	M M M 1 1 1	bits						

### © 2007-2012 Microchip Technology Inc.

•

00001 = TX/RX buffer TRB1 00000 = TX/RX buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
	_			FBF	°<5:0>					
bit 15							bit			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
 bit 7	_			FNR	B<5:0>		bit			
DIL 7							DIL			
Legend:										
R = Readable bit W = Writable bit			U = Unimpler	nented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-14 bit 13-8	FBP<5:0>: 011111 = I	ented: Read as 'ú FIFO Buffer Poir RB31 buffer RB30 buffer								
	•									
	• 000001 = TRB1 buffer 000000 = TRB0 buffer									
bit 7-6	Unimplem	ented: Read as '	)'							
bit 5-0	FNRB<5:0	>: FIFO Next Rea	d Buffer Poir	nter bits						
		RB31 buffer RB30 buffer								
	•									
	•									
	•									
		TRB1 buffer								

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0					
_		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN					
bit 15		.,					bit 8					
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0					
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF					
bit 7	•		L				bit C					
Legend:		C = Writable	bit, but only '0		n to clear the bit							
R = Readabl	le bit	W = Writable	bit	-	mented bit, read							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
L:1 1 7 1 4		ted. Deed oo f	0'									
bit 15-14 bit 13	-	i <b>ted:</b> Read as ' mitter in Error		hit								
DIE 13		er is in Bus Of		DIL								
		er is not in Bus										
bit 12	TXBP: Trans	mitter in Error	State Bus Pas	sive bit								
	1 = Transmitt											
		er is not in Bus										
bit 11		ver in Error Sta		ve bit								
		is in Bus Pass is not in Bus P										
bit 10		nsmitter in Erro		na hit								
		er is in Error W										
		er is not in Erro	•	ate								
bit 9	RXWAR: Red	eiver in Error	State Warning	bit								
		is in Error War	•									
1.11.0		is not in Error	-									
bit 8				State Warning te Warning sta								
bit 7		<ul> <li>0 = Transmitter or Receiver is not in Error State Warning state</li> <li>IVRIF: Invalid Message Received Interrupt Flag bit</li> </ul>										
	1 = Interrupt Request has occurred											
	0 = Interrupt I	Request has n	ot occurred									
bit 6	WAKIF: Bus	Wake-up Activ	ity Interrupt Fl	ag bit								
		<ul> <li>1 = Interrupt Request has occurred</li> <li>0 = Interrupt Request has not occurred</li> </ul>										
bit 5		-		ourcos in CilNT	TE<12.8> rogist	or)						
DIL D		ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred										
		Request has n										
bit 4	-	ted: Read as '										
bit 3	•	Almost Full In		it								
		Request has o										
	0 = Interrupt I	Request has n	ot occurred									
bit 2		Buffer Overflo	-	ag bit								
		Request has o										
<b>L:1</b>	-	Request has n										
bit 1		ffer Interrupt Fl Request has o										
		Request has n										
bit 0	-	fer Interrupt Fl										
		Request has o										

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
			_				_				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE				
bit 7							bit				
Legend:											
	Readable bit W = Writable bit		U = Unimpler	nented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15-8	Unimplemented: Read as '0'										
bit 7		d Message Rece		ot Enable bit							
		Request Enable									
		Request not ena									
bit 6	WAKIE: Bus Wake-up Activity Interrupt Flag bit										
	1 = Interrupt Request Enabled										
L:1 C	0 = Interrupt Request not enabled										
bit 5	ERRIE: Error Interrupt Enable bit										
	1 = Interrupt Request Enabled 0 = Interrupt Request not enabled										
bit 4	•	nted: Read as '0									
bit 3	•	D Almost Full Int		a hit							
DIL S				e bit							
		1 = Interrupt Request Enabled 0 = Interrupt Request not enabled									
hit 2	<b>RBOVIE:</b> RX Buffer Overflow Interrupt Enable bit 1 = Interrupt Request Enabled										
bit 2				able bit							
bit 2	1 = Interrupt	Request Enable	d	able bit							
	1 = Interrupt 0 = Interrupt	Request Enable Request not ena	d abled	able bit							
	1 = Interrupt 0 = Interrupt <b>RBIE:</b> RX Bu	Request Enable	d abled able bit	able bit							
	1 = Interrupt 0 = Interrupt <b>RBIE:</b> RX Bu 1 = Interrupt	Request Enable Request not ena Iffer Interrupt En	d abled able bit d	able bit							
bit 2 bit 1 bit 0	1 = Interrupt 0 = Interrupt <b>RBIE:</b> RX Bu 1 = Interrupt 0 = Interrupt	Request Enable Request not ena iffer Interrupt En Request Enable	d abled able bit d abled	able bit							
bit 1	1 = Interrupt 0 = Interrupt <b>RBIE:</b> RX Bu 1 = Interrupt 0 = Interrupt <b>TBIE:</b> TX Bu 1 = Interrupt	Request Enable Request not ena Iffer Interrupt En Request Enable Request not ena	d abled able bit d abled able bit d	able bit							

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERRC	NT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERRC	NT<7:0>			
pit 7							bit (
egend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'	
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
oit 15-8		7:0>: Transmit E					
oit 7-0	RERRCNT<	7:0>: Receive E	rror Count bil	S			
REGISTER 2		G1: ECAN™ B					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—		—		—	
bit 15							bit a
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW	/<1:0>			BRF	P<5:0>		
oit 7							bit (
L <b>egend:</b> R = Readable	hit	W = Writable t	-:+		monted hit rea	d aa '0'	
n = Value at F		'1' = Bit is set	JIL	U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown			
n – value al r		I – DILIS SEL			aleu	x – Dil is ulikil	OWIT
			.,				
oit 15-8	Unimpleme	nted: Read as '0	)				
	•	nted: Read as '0 Synchronization		bits			
	SJW<1:0>: 3	Synchronization		bits			
	<b>SJW&lt;1:0&gt;:</b> \$ 11 = Length 10 = Length	Synchronization is 4 x TQ is 3 x TQ		bits			
	<b>SJW&lt;1:0&gt;:</b> 11 = Length 10 = Length 01 = Length	Synchronization is 4 x TQ is 3 x TQ is 2 x TQ		bits			
bit 7-6	<b>SJW&lt;1:0&gt;:</b> 11 = Length 10 = Length 01 = Length 00 = Length	Synchronization is 4 x TQ is 3 x TQ is 2 x TQ is 1 x TQ	Jump Width	bits			
bit 7-6	SJW<1:0>: \$ 11 = Length 10 = Length 01 = Length 00 = Length BRP<5:0>: F	Synchronization is 4 x TQ is 3 x TQ is 2 x TQ is 1 x TQ Baud Rate Preso	Jump Width	bits			
bit 7-6	SJW<1:0>: \$ 11 = Length 10 = Length 01 = Length 00 = Length BRP<5:0>: F	Synchronization is 4 x TQ is 3 x TQ is 2 x TQ is 1 x TQ	Jump Width	bits			
bit 7-6	SJW<1:0>: \$ 11 = Length 10 = Length 01 = Length 00 = Length BRP<5:0>: F	Synchronization is 4 x TQ is 3 x TQ is 2 x TQ is 1 x TQ Baud Rate Preso	Jump Width	bits			
bit 7-6	SJW<1:0>: \$ 11 = Length 10 = Length 01 = Length 00 = Length BRP<5:0>: B 11 1111 =	Synchronization is 4 x TQ is 3 x TQ is 2 x TQ is 1 x TQ Baud Rate Preso	Jump Width	bits			
bit 7-6	SJW<1:0>: \$ 11 = Length 10 = Length 01 = Length 00 = Length BRP<5:0>: B 11 1111 = -	Synchronization is 4 x TQ is 3 x TQ is 2 x TQ is 1 x TQ Baud Rate Preso TQ = 2 x 64 x 1/F	Jump Width caler bits <sup>-</sup> CAN	bits			
bit 15-8 bit 7-6 bit 5-0	SJW<1:0>: \$ 11 = Length 10 = Length 01 = Length 00 = Length BRP<5:0>: B 11 1111 = -	Synchronization is 4 x TQ is 3 x TQ is 2 x TQ is 1 x TQ Baud Rate Preso	Jump Width caler bits <sup>-</sup> CAN	bits			

© 2007-2012 Microchip Technology Inc.

	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x				
_	WAKFIL		_			SEG2PH<2:0>					
bit 15			•	1			bit				
<b>D</b> 444	<b>D</b> 444	<b>D</b> 444	<b>D</b> 444	<b>D</b> 44/	<b>D</b> 444	<b>D</b> 444	<b>D</b> 44/				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
SEG2PHTS	S SAM		SEG1PH<2:0>	•		PRSEG<2:0>					
bit 7							bit				
Legend:											
R = Readabl	= Readable bit W =		bit	U = Unimplen	nented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkno	wn				
bit 15	Unimplomo	nted: Read as	· <b>^ '</b>								
bit 14	•			/ake-un hit							
511 14	WAKFIL: Select CAN Bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up										
		0 = CAN bus line filter is not used for wake-up									
bit 13-11	Unimplemented: Read as '0'										
bit 10-8	-	SEG2PH<2:0>: Phase Segment 2 bits									
	111 = Lengt	•									
	•	•									
	•	•									
	•										
	000 = Lengt	h is 1 x Tq									
bit 7	SEG2PHTS: Phase Segment 2 Time Select bit										
		ogrammable n of SEG1PH b	its or Informati	on Processing	Time (IPT), v	vhichever is greate	er				
bit 6		<ul> <li>0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater</li> <li>SAM: Sample of the CAN Bus Line bit</li> </ul>									
	1 = Bus line is sampled three times at the sample point										
hit 5-3		0 = Bus line is sampled once at the sample point									
bit 5-3	SEG1PH<2:0>: Phase Segment 1 bits										
	111 = Length is 8 x TQ										
	•										
	•										
	•										
	• • • • • • • • • • • • • • • • • • • •	his 1 x To									
hit 2-0	• • 000 = Lengtl PRSEG<2:0		Time Segmen	t hits							
bit 2-0	PRSEG<2:0	>: Propagation	Time Segmen	t bits							
bit 2-0	-	>: Propagation	Time Segmen	t bits							
bit 2-0	PRSEG<2:0	>: Propagation	Time Segmen	t bits							
bit 2-0	PRSEG<2:0	>: Propagation	Time Segmen	t bits							

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLTEN7 | FLTEN6 | FLTEN5 | FLTEN4 | FLTEN3 | FLTEN2 | FLTEN1 | FLTEN0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

### REGISTER 21-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BF	°<3:0>			F2B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F1BF	°<3:0>			F0B	P<3:0>	
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ıd as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-12	F3BP<3:0>:	RX Buffer mask	c for Filter 3				
		r hits received ir					
	1110 <b>= Filte</b>	r hits received ir	n RX Buffer 1	4			
	•						
	•						
	•						
	0001 = Filte	r hits received ir	NRX Buffer 1				
	0000 = Filte	r hits received ir	n RX Buffer 0				
bit 11-8	F2BP<3:0>:	RX Buffer mask	c for Filter 2 (	same values as	bit 15-12)		
bit 7-4		RX Buffer mask	-				
bit 3-0		RX Buffer mask			,		

REGISTER	21-13: CIDU	JEPNIZ: EGAN		4-1 DUFFER		EGISTER	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7B	P<3:0>			F6BF	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F5B	P<3:0>			F4BF	P<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-12	1111 = Filte 1110 = Filte	: RX Buffer Mas er hits received in er hits received in er hits received in er hits received in	n RX FIFO bu n RX Buffer 1 n RX Buffer 1	4			
bit 11-8	F6BP<3:0>	: RX Buffer Mas	k for Filter 6 (	same values as	bit 15-12)		
bit 7-4	F5BP<3:0>	: RX Buffer Mas	k for Filter 5 (	same values as	bit 15-12)		

### REGISTER 21-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

bit 3-0	F4BP<3:0>: RX Buffer Mask for Filter 4	(same values as bit 15-12)
		· /

### REGISTER 21-14: CIBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F11BF	P<3:0>			F10E	SP<3:0>		
bit 15				·			bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP	<3:0>			F8B	P<3:0>		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-12	F11BP<3:0>	: RX Buffer Mas	sk for Filter 11					
		hits received in						
	1110 = Filter	hits received ir	n RX Buffer 14	1				
	•							
	•							
	•							
		hits received ir						
	0000 = Filter	hits received ir	n RX Buffer 0					
bit 11-8	F10BP<3:0>	: RX Buffer Ma	sk for Filter 10	) (same values	as bit 15-12)			
bit 7-4	F9BP<3:0>:	RX Buffer Masl	k for Filter 9 (s	same values as	bit 15-12)			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F15BF	P<3:0>			F14BF	P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F13BP<3:0>					F12BF	P<3:0>		
bit 7							bit C	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					
bit 15-12	F15BP<3:0>	: RX Buffer Ma	sk for Filter 15	5				
	1111 = Filter	hits received ir	n RX FIFO buf	ffer				
	1110 = Filter	hits received ir	n RX Buffer 14	ŀ				
	•							
	•							
	•							
	0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0							
bit 11-8	F14BP<3:0>	: RX Buffer Ma	sk for Filter 14	(same values	as bit 15-12)			
	F13BP<3:0>				·····-/			

### REGISTER 21-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

			-
bit 3-0	F12BP<3:0>: RX Buffer Mask for F	Filter 12 (same values a	as bit 15-12)

	n (n =	0-15)						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							bit 8	
r								
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16	
bit 7							bit 0	
Legend:	la hit		L.:4		manted bit was	d aa '0'		
R = Readab		W = Writable						
-n = Value at POR		'1' = Bit is set	is set '0' = Bit is cleared x = Bit is unknown					
bit 15-5	1 = Message 0 = Message	Standard Identif address bit SII address bit SII	Dx must be '1 Dx must be '0					
bit 4	Unimplemer	nted: Read as '	0'					
bit 3	EXIDE: Exte	nded Identifier I	Enable bit					
	If MIDE = 1:							
		nly messages w nly messages w E bit.						
bit 2	Unimplemer	nted: Read as '	0'					
bit 1-0	EID<17:16>:	Extended Iden	tifier bits					
	•	e address bit Ell e address bit Ell						

### REGISTER 21-16: CIRXFnSID: ECAN<sup>™</sup> ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER n (n = 0-15)

	n (n =	0-15)					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	

'0' = Bit is cleared

x = Bit is unknown

### REGISTER 21-17: CIRXFnEID: ECAN<sup>™</sup> ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n (n = 0-15)

bit 15-0 **EID<15:0>:** Extended Identifier bits

-n = Value at POR

'1' = Bit is set

1 = Message address bit EIDx must be '1' to match filter

 ${\tt 0}$  = Message address bit EIDx must be '0' to match filter

### REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSł	<<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MSI	<<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0> F2MS		F2MSł	<<1:0>	F1MS	K<1:0>	F0MSI	<<1:0>
bit 7							bit 0

R = Readable bit W = Writable bit U =	Unimplemented bit, read	aa (O'
	Onimplemented bit, read	as u
-n = Value at POR '1' = Bit is set '0' =	= Bit is cleared	x = Bit is unknown

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit
	10 = Acceptance Mask 2 registers contain mask
	<ul> <li>01 = Acceptance Mask 1 registers contain mask</li> <li>00 = Acceptance Mask 0 registers contain mask</li> </ul>
bit 13-12	<b>F6MSK&lt;1:0&gt;:</b> Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
F15N	/ISK<1:0>	F14MSK<1:0>		F13MS	F13MSK<1:0>		SK<1:0>				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	ISK<1:0>		K<1:0>		K<1:0>		K<1:0>				
bit 7							bit 0				
Legend:											
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value a	t POR	'1' = Bit is set	I	'0' = Bit is cleared		x = Bit is unknown					
bit 15-14	F15MSK<1:0	Nask Source	tor Filter 15	bit							
	±±	nce Mask 2 re	nisters contain	mask							
	•	nce Mask 1 re	•								
		nce Mask 0 re	•								
bit 13-12	F14MSK<1:0	>: Mask Sourc	e for Filter 14	bit (same value	es as bit 15-14)	)					
bit 11-10	F13MSK<1:0	>: Mask Sourc	e for Filter 13	bit (same value	es as bit 15-14)	)					
bit 9-8	F12MSK<1:0	>: Mask Sourc	e for Filter 12	bit (same value	es as bit 15-14)	)					
bit 7-6	F11MSK<1:0	>: Mask Sourc	e for Filter 11	bit (same value	es as bit 15-14)						
bit 5-4	F10MSK<1:0	F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bit 15-14)									

### REGISTER 21-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

bit 3-2 **F9MSK<1:0>:** Mask Source for Filter 9 bit (same values as bit 15-14)

bit 1-0 F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bit 15-14)

REGISTER	21-20: CiRXN REGIS	InSID: ECAN TER n (n = 0		ANCE FILTE	R MASK STA	NDARD IDEI	NTIFIER		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9 SID8		SID7	SID6	SID5	SID4	SID3		
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x		
SID2	SID1	SID0	_	MIDE		EID17	EID16		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-5	1 = Include bi	tandard Identifi t SIDx in filter o s don't care in f	comparison	son					
bit 4	Unimplemen	ted: Read as '	כי						
bit 3	MIDE: Identifi	er Receive Mo	de bit						
	0 = Match eith	ner standard or	extended ad	dress message	ldress) that corr e if filters match EID) = (Message		DE bit in filter		
bit 2	Unimplemen	ted: Read as '	כי						
bit 1-0	EID<17:16>:	EID<17:16>: Extended Identifier bits							
		t EIDx in filter o s don't care in f	•	son					

# REGISTER 21-21: CIRXMnEID: ECAN<sup>™</sup> ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

### REGISTER 21-22: CiRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0
Legend: C = Writable bit, but only '0' can be written to clear the bit							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			

'0' = Bit is cleared

x = Bit is unknown

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

'1' = Bit is set

0 = Buffer is empty

-n = Value at POR

### REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 21-24: CIRROVF1: ECAN <sup>®</sup> RECEIVE BUFFER OVERFLOW REGISTER 1								
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	
bit 15							bit 8	
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	
bit 7							bit 0	
Legend: C = Writable bit, but only '0' ca					n to clear the bit			
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				

'0' = Bit is cleared

x = Bit is unknown

### REGISTER 21-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

### REGISTER 21-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>				
bit 15						•	bit 8				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENm	TXABTm <sup>(1)</sup>	TXLARBm <sup>(1)</sup>	TXERRm <sup>(1)</sup>	TXREQm	RTRENm	TXmPF	RI<1:0>				
bit 7							bit (				
Legend:											
R = Readab		W = Writable		•	nented bit, read						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN				
bit 15-8	Soo Dofinitio	n for Bits 7-0, C	ontrolo Duffor	n							
bit 7		RX Buffer Sele		11							
	1 = Buffer TRBn is a transmit buffer 0 = Buffer TRBn is a receive buffer										
bit 6	TXABTm: Message Aborted bit <sup>(1)</sup>										
	1 = Message was aborted										
	0 = Message completed transmission successfully										
bit 5	-	TXLARBm: Message Lost Arbitration bit <sup>(1)</sup>									
	1 = Message lost arbitration while being sent										
	•	did not lose ar		•							
bit 4		<b>TXERRm:</b> Error Detected During Transmission bit <sup>(1)</sup>									
	1 = A bus error occurred while the message was being sent										
	0 = A bus error did not occur while the message was being sent										
bit 3		TXREQm: Message Send Request bit									
	sent	· · ·			ally clears when	the message i	s successfull				
1.1.0	•	the bit to '0' wh	-	•	abort						
bit 2	RTRENm: Auto-Remote Transmit Enable bit										
	1 = When a remote transmit is received, TXREQ will be set										
bit 1-0		<ul> <li>0 = When a remote transmit is received, TXREQ will be unaffected</li> <li>TXmPRI&lt;1:0&gt;: Message Transmission Priority bits</li> </ul>									
		message priori		only bits							
		ermediate mes									
	•	ermediate mess	age priority								

### тм т

The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM. Note:

### 21.6 ECAN Message Buffers

ECAN Message Buffers are part of DMA RAM memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

### BUFFER 21-1: ECAN™ MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5  | SID4  | SID3  | SID2  | SID1  | SID0  | SRR   | IDE   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	<ol> <li>1 = Message will request remote transmission</li> <li>0 = Normal message</li> </ol>
bit 0	IDE: Extended Identifier bit
	<ul> <li>1 = Message will transmit extended identifier</li> <li>0 = Message will transmit standard identifier</li> </ul>

### BUFFER 21-2: ECAN™ MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_	—	_	—	EID17	EID16	EID15	EID14
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID13 | EID12 | EID11 | EID10 | EID9  | EID8  | EID7  | EID6  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

BUFFER 21-	3: ECAN	™ MESSAGE	BUFFER	VORD 2				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1	
bit 15							bit 8	
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	—	_	RB0	DLC3	DLC2	DLC1	DLC0	
bit 7							bit C	
Logondu								
Legend:	L:4		L:4		nented bit ree	d ee (0'		
R = Readable		W = Writable		U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-10 bit 9	EID<5:0>: Extended Identifier bits RTR: Remote Transmission Request bit 1 = Message will request remote transmission 0 = Normal message							
bit 8	RB1: Reserve	0						

	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'

bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

### BUFFER 21-4: ECAN<sup>™</sup> MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 0			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bi	t	U = Unimplemented bit, read as '0'			
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

Byte 1<15:8>: ECAN™ Message byte 0 bit 15-8

bit 7-0 Byte 0<7:0>: ECAN Message byte 1

### BUFFER 21-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		By	/te 3			
						bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		By	/te 2			
						bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is		x = Bit is unkr	nown
	R/W-x	R/W-x R/W-x W = Writable	R/W-x R/W-x R/W-x By W = Writable bit	Byte 3 R/W-x R/W-x R/W-x Byte 2 W = Writable bit U = Unimpler	Byte 3 R/W-x R/W-x R/W-x R/W-x Byte 2 W = Writable bit U = Unimplemented bit, rea	Byte 3 R/W-x R/W-x R/W-x R/W-x R/W-x Byte 2 W = Writable bit U = Unimplemented bit, read as '0'

bit 15-8 Byte 3<15:8>: ECAN™ Message byte 3

bit 7-0 Byte 2<7:0>: ECAN Message byte 2

### BUFFER 21-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
Byte 5								
bit 15								

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 4			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable bi	t	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknow	n

bit 15-8 Byte 5<15:8>: ECAN™ Message byte 5

bit 7-0 Byte 4<7:0>: ECAN Message byte 4

### BUFFER 21-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 6			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 7<15:8>: ECAN™ Message byte 7

bit 7-0 Byte 6<7:0>: ECAN Message byte 6

### BUFFER 21-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	_	_			FILHIT<4:0>(1)			
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_	-	_	-	_	_	_	
bit 7							bit (	
Legend:								
R = Readable b	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown			

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits<sup>(1)</sup>

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

**Note 1:** Only written by module for receive buffers, unused for transmit buffers.

### 22.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC1)

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) of "dsPIC33F/PIC24H Family the Reference Manual", which is available Microchip from the web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices have up to nine ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample and hold (S&H) ADC (default configuration) or a 12-bit, 1-S&H ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

### 22.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to nine analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to nine analog input pins, designated AN0 through AN8. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 22-1 and Figure 22-2.

### 22.2 ADC Initialization

The following configuration steps should be performed.


- 1. Configure the ADC module:
  - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
  - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
  - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
  - d) Determine how many S/H channels is used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
  - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
  - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
  - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
  - a) Clear the AD1IF bit
  - b) Select ADC interrupt priority

### 22.3 ADC and DMA


If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.

The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.


The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.







### FIGURE 22-3: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



### 22.4 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
  - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
  - b) When the CSCNA bit (AD1CON2<10>) is set to '1', determines when the ADC analog scan channel list defined in the AD1CSSL/ AD1CSSH registers starts over from the beginning.
  - c) On devices without a DMA peripheral, determines when ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
- On devices without a DMA module, the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>) and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- On devices with a DMA module, the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
- 5. On devices with two ADC modules, the ADCxPCFG registers for both ADC modules must be set to a logic '1' to configure a target I/O pin as a digital I/O pin. Failure to do so means that any alternate digital input function will always see only a logic '0' as the digital input buffer is held in Disable mode.

### 22.5 ADC Resources

Many useful resources related to ADC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

### 22.5.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 22.6 ADC Control Registers

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	-	AD12B	FORM<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
						HC, HS	HC, HS
	SSRC<2:0>			SIMSAM	ASAM	SAMP	DONE
bit 7							bit 0

REGISTER 22-1: AD1CON1: ADC1 CONTROL REG
--

Legend: HC = Cleared by hardware		HS = Set by hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	ADON: ADC Operating Mode bit
bit 10	1 = ADC module is operating
	0 = ADC is off
bit 14	Unimplemented: Read as '0'
bit 13	ADSIDL: Stop in Idle Mode bit
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>
bit 12	ADDMABM: DMA Buffer Build Mode bit
	<ul> <li>DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer</li> <li>DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address</li> </ul>
	to the DMA channel, based on the index of the analog input and the size of the DMA buffer
bit 11	Unimplemented: Read as '0'
bit 10	AD12B: 10-bit or 12-bit Operation Mode bit
	<ul> <li>1 = 12-bit, 1-channel ADC operation</li> <li>0 = 10-bit, 4-channel ADC operation</li> </ul>
bit 9-8	FORM<1:0>: Data Output Format bits
	For 10-bit operation: 11 = Signed fractional (Dout = sddd dddd dd00 0000, where s =.NOT.d<9>) 10 = Fractional (Dout = dddd dddd dd00 0000) 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)
	For 12-bit operation:
	11 = Signed fractional (Dout = sddd dddd dddd 0000, where s = .NOT.d<11>)
	10 = Fractional (Dout = dddd dddd dddd 0000)
	01 = Signed Integer (Dout = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (Dout = 0000 dddd dddd dddd)
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
	<ul> <li>111 = Internal counter ends sampling and starts conversion (auto-convert)</li> <li>110 = Reserved</li> <li>101 = Motor Control PWM2 interval ends sampling and starts conversion</li> <li>100 = GP timer (Timer5 for ADC1) compare ends sampling and starts conversion</li> <li>011 = Motor Control PWM1 interval ends sampling and starts conversion</li> </ul>
	<ul> <li>010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion</li> <li>001 = Active transition on INT0 pin ends sampling and starts conversion</li> <li>000 = Clearing sample bit ends sampling and starts conversion</li> </ul>
bit 4	Unimplemented: Read as '0'

### REGISTER 22-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS&lt;1:0&gt; = 1x); or Samples CH0 and CH1 simultaneously (when CHPS&lt;1:0&gt; = 01) 0 = Samples multiple channels individually in sequence</pre>
bit 2	ASAM: ADC Sample Auto-Start bit
	<ul> <li>1 = Sampling begins immediately after last conversion. SAMP bit is auto-set</li> <li>0 = Sampling begins when SAMP bit is set</li> </ul>
bit 1	SAMP: ADC Sample Enable bit
	<ul> <li>1 = ADC sample/hold amplifiers are sampling</li> <li>0 = ADC sample/hold amplifiers are holding</li> <li>If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1.</li> <li>If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.</li> </ul>
bit 0	DONE: ADC Conversion Status bit
	<ul> <li>1 = ADC conversion cycle is completed</li> <li>0 = ADC conversion not started or in progress</li> <li>Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear</li> <li>DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in</li> </ul>

progress. Automatically cleared by hardware at start of a new conversion.

REGISTER	22-2: AD1CON	2: ADC1	CONTROL R	EGISTER 2					
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	VCFG<2:0>			_	CSCNA	CHPS	<1:0>		
bit 15					·	·	bit 8		
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS	_		SMP	<3:0>		BUFM	ALTS		
bit 7							bit C		
Legend:									
R = Readable	e bit W	= Writable	e bit	U = Unimple	emented bit, rea	d as '0'			
-n = Value at	POR '1'	= Bit is se	et	'0' = Bit is cl	eared	x = Bit is unkr	nown		
bit 15-13	VCFG<2:0>: Co	overter Ve	Itago Poforonco	Configuration	a bite				
51115-15			ADREF-		1013				
	000 Avr	חר	Avss						
	001 External		Avss						
	010 Avr	DD	External VREF-						
	011 External	VREF+	External VREF-						
	1xx Avi	DD	Avss						
bit 12-11	Unimplemented	: Read as	·'O'						
bit 10	CSCNA: Scan Input Selections for CH0+ during Sample A bit								
	1 = Scan inputs			0 1					
	0 = Do not scan	inputs							
bit 9-8	CHPS<1:0>: Sel	ects Chan	nels Utilized bits	5					
	When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'								
	1x = Converts C 01 = Converts C								
	00 = Converts C		11						
bit 7	<b>BUFS:</b> Buffer Fill Status bit (only valid when BUFM = 1)								
	1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7								
	0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF								
bit 6	Unimplemented	: Read as	<b>'</b> 0 <b>'</b>						
bit 5-2	SMPI<3:0>: Selects Increment Rate for DMA Addresses bits or number of sample/conversion operations per interrupt								
	1111 = Increments the DMA address or generates interrupt after completion of every 16th sample/								
	conversion operation								
		1110 = Increments the DMA address or generates interrupt after completion of every 15th sample/ conversion operation							
	•								
	•								
	• 0001 = Incremer 0000 = Incremer								
bit 1	BUFM: Buffer Fil			eempleaen e					
	1 = Starts buffer 0 = Always starts	filling at a	ddress 0x0 on f		nd 0x8 on next	interrupt			
bit 0	ALTS: Alternate	•							
	1 = Uses channe 0 = Always uses	el input se	lects for Sample	e A on first sar	mple and Samp	le B on next sar	nple		
	, ····								

### AD4COND. ADC4 CONTROL DECISTED 2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADRC	_	_			SAMC<4:0>(	1)				
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ADCS	<7:0> <sup>(2)</sup>						
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable t	oit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown			
L:1 4 F			al. Cauraa hit							
bit 15		Conversion Clo	CK SOUICE DI							
		erived from syste	m clock							
bit 14-13		nted: Read as '0								
bit 12-8	=	: Auto Sample T								
	11111 = <b>31</b> TAD									
	•									
	•									
	•									
	00001 = 1 T. 00000 = 0 T.									
bit 7-0	ADCS<7:0>: ADC Conversion Clock Select bits <sup>(2)</sup>									
	11111111 = Reserved									
	•									
	•									
	•									
	•									
	01000000 =									
	00111111 =	TCY · (ADCS<7	7:0> + 1) = 64	$\cdot$ TCY = TAD						
	•									
	•									
	•									
		: TCY ・ (ADCS<7 : TCY ・ (ADCS<7								
	000000000 =									

#### 

- - 2: This bit is not used if AD1CON3<15> (ADRC) = 1.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15					•		bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	-	—		DMABL<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

## REGISTER 22-4: AD1CON4: ADC1 CONTROL REGISTER 4

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

 $\tt 001$  = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

### REGISTER 22-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—		—	CH123N	NB<1:0>	CH123SB
bit 15				-			bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—		—	CH123N	VA<1:0>	CH123SA
bit 7				•			bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at P	Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow			known			

#### bit 15-11 Unimplemented: Read as '0'

bit 10-9

CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only: If AD12B = 1: 11 = Reconved

- 11 = Reserved 10 = Reserved
- 01 = Reserved 00 = Reserved

If AD12B = 0:

11 = Reserved 10 = Reserved 01 = CH1, CH2, CH3 negative input is VREF-00 = CH1, CH2, CH3 negative input is VREF-

### dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only:

If AD12B = 1: 11 = Reserved 10 = Reserved 01 = Reserved 00 = Reserved

#### If AD12B = 0:

11 = Reserved

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8

01 = CH1, CH2, CH3 negative input is VREF-00 = CH1, CH2, CH3 negative input is VREF-

bit 8

CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit If AD12B = 1: 1 = Reserved

0 = Reserved

### If AD12B = 0:

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

## bit 7-3 Unimplemented: Read as '0'

#### REGISTER 22-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 2-1

#### CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only: If AD12B = 1:

- 11 = Reserved
- 10 = Reserved
- 01 = Reserved
- 00 = Reserved

#### If AD12B = 0:

- 11 = Reserved
- 10 = Reserved

01 = CH1, CH2, CH3 negative input is VREF-

00 = CH1, CH2, CH3 negative input is VREF-

## dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only:

If AD12B = 1:

- 11 = Reserved
- 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

11 = Reserved

- 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8
- 01 = CH1, CH2, CH3 negative input is VREF-
- 00 = CH1, CH2, CH3 negative input is VREF-

### bit 0 CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit

### If AD12B = 1:

- 1 = Reserved
- 0 = Reserved

If AD12B = 0:

- ${\tt 1}$  = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5
- 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER	22-0: AD1CI	HSU: ADCT IN	PUICHAN	NEL U SELE	CI REGISTE	R	
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	—	—			CH0SB<4:0>		
bit 15							bit
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
<b>CH0NA</b>		_			CH0SA<4:0>		
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 14-13 bit 12-8	CH0SB<4:0> dsPIC33FJ32 01000 = Cha 00010 = Cha	<ul> <li>ited: Read as '0</li> <li>Channel 0 Pos</li> <li>Channel 0 positive i</li> <li>nnel 0 positive i</li> <li>nnel 0 positive i</li> </ul>	sitive Input Se 33FJ64MC20 nput is AN8 nput is AN2			204/804 devic	es only:
		nnel 0 positive i					
	00101 = Cha • • 00010 = Cha 00001 = Cha	2MC302, dsPIC innel 0 positive i innel 0 positive i innel 0 positive i innel 0 positive i	nput is AN5 nput is AN2 nput is AN1	2/802 and dsF	PIC33FJ128MC	202/802 devic	es only:
bit 7	<b>CH0NA:</b> Cha 1 = Channel (	nnel 0 Negative 0 negative input 0 negative input	Input Select is AN1	for Sample A b	it		
bit 6-5	Unimplemen	ted: Read as '0	,				

## REGISTER 22-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

#### REGISTER 22-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

```
bit 4-0 CH0SA<4:0>: Channel 0 Positive Input Select for Sample A bits

dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only:

01000 = Channel 0 positive input is AN8

.

00010 = Channel 0 positive input is AN2

00001 = Channel 0 positive input is AN1

00000 = Channel 0 positive input is AN0

dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only:

00101 = Channel 0 positive input is AN5

.
```

00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—		—	—		CSS8
bit 15				-			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0
Legend:							
R = Readable	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-9 Unimplemented: Read as '0'

bit 8-0 CSS<8:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

**Note 1:** On devices without nine analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

**2:** CSSx = ANx, where x = 0 through 8.

## **REGISTER 22-8:** AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW<sup>(1,2,3)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—		—	—	—	PCFG8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8-0 PCFG<8:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

**Note 1:** On devices without nine analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

- **2:** PCFGx = ANx, where x = 0 through 8.
- **3:** PCFGx bits have no effect if ADC module is disabled by setting the ADxMD bit in the PMDx register. In this case, all port pins are multiplexed with ANx will be in Digital mode.

NOTES:

## 23.0 AUDIO DIGITAL-TO-ANALOG CONVERTER (DAC)

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304, the of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211) of the dsPIC33F/PIC24H Family Reference Manual, which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Audio Digital-to-Analog Converter (DAC) module is a 16-bit Delta-Sigma signal converter designed for audio applications. It has two output channels, left and right to support stereo applications. Each DAC output channel provides three voltage outputs, positive DAC output, negative DAC output, and the midpoint voltage output for the dsPIC33FJ64MC804 and dsPIC33FJ128MC804 devices.

## 23.1 KEY FEATURES

- 16-bit resolution (14-bit accuracy)
- Second-Order Digital Delta-Sigma Modulator
- · 256 X Over-Sampling Ratio
- 128-Tap FIR Current-Steering Analog Reconstruction Filter
- 100 KSPS Maximum Sampling Rate
- User controllable Sample Clock
- Input Frequency 45 kHz max
- Differential Analog Outputs
- Signal-To-Noise: 90 dB
- 4-deep input Buffer
- 16-bit Processor I/O, and DMA interfaces

## 23.2 DAC Module Operation

The functional block diagram of the Audio DAC module is shown in Figure 23-1. The Audio DAC module provides a 4-deep data input FIFO buffer for each output channel. If the DMA module and/or the processor cannot provide output data in a timely manner, and the FIFO becomes empty, the DAC accepts data from the DAC Default Data register (DACDFLT). This safety feature is useful for industrial control applications where the DAC output controls an important processor or machinery. The DACDFLT register should be initialized with a safe output value. Often the safe output value is either the midpoint value (0x8000) or a zero value (0x0000).

The digital interpolator up-samples the input signals, where the over-sampling ratio is 256x which creates data points between the user supplied data points. The interpolator also includes processing by digital filters to provide noise shaping to move the converter noise above 20 kHz (upper limit of the pass band). The output of the interpolator drives the Sigma-Delta modulator. The serial data bit stream from the Sigma-Delta modulator is processed by the reconstruction filter. The differential outputs of the reconstruction filter are amplified by Op Amps to provide the required peak-to-peak voltage swing.

Note: The DAC module is designed specifically for audio applications and is not recommended for control type applications.

## 23.3 DAC Output Format

The DAC output data stream can be in a two's complement signed number format or as an unsigned number format.

The Audio DAC module features the ability to accept the 16-bit input data in a two's complement signed number format or as an unsigned number format. The data formatting is controlled by the Data Format Control bit (FORM<8>) in the DAC1CON register. The supported formats are:

- 1 = Signed (two's complement)
- 0 = Unsigned

If the FORM bit is configured for Unsigned data the user input data yields the following behavior:

- 0xFFFF = most positive output voltage
- 0x8000 = mid point output voltage
- 0x7FFF = a value just below the midpoint
- 0x0000 = minimum output voltage

If the FORM bit is configured for signed data the user input data yields the following behavior:

- 0x7FFF = most positive output voltage
- 0x0000 = mid point output voltage
- 0xFFFF = value just below the midpoint
- 0x8000 = minimum output voltage


The Audio DAC provides an analog output proportional to the digital input value. The maximum 100,000 samples per second (100 ksps) update rate provides good quality audio reproduction.

<sup>© 2007-2012</sup> Microchip Technology Inc.


## 23.4 DAC CLOCK

The DAC clock signal clocks the internal logic of the Audio DAC module. The data sample rate of the Audio DAC is an integer division of the rate of the DAC clock. The DAC clock is generated via a clock divider circuit that accepts an auxiliary clock from the auxiliary oscillator. The divisor ratio is programmed by clock divider bits (DACFDIV<6:0>) in the DAC Control register (DAC1CON). The resulting DAC clock must not exceed 25.6 MHz. If lower sample rates are to be used, then the DAC filter clock frequency may be reduced to reduce power consumption. The DAC clock frequency is 256 times the sampling frequency.









## 23.5 DAC Resources

Many useful resources related to DAC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwprod-
	ucts/Devices.aspx?dDoc-
	Name=en532315

### 23.5.1 KEY RESOURCES

- Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

## 23.6 DAC Control Registers

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0				
DACEN		DACSIDL	AMPON				FORM				
bit 15			1				bit				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1				
_				DACFDIV<6:0	)>						
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15	DACEN: DA	C1 Enable bit									
	1 = Enables 0 = Disables										
bit 14	Unimplemer	nted: Read as '	0'								
bit 13	DACSIDL: Stop in Idle Mode bit										
		ue module ope module operat			lle mode						
bit 12	AMPON: Enable Analog Output Amplifier in Sleep Mode/Stop-in Idle Mode bit										
		Output Amplifier Output Amplifier									
bit 11-9	Unimplemer	nted: Read as '	0'								
bit 8	FORM: Data	Format Select	bit								
	1 = Signed ir 0 = Unsigned	•									
bit 7	Unimplemer	nted: Read as '	0'								
bit 6-0	DACFDIV<6	:0>: DAC Clock	Divider bits								
	1111111 =	1111111 = Divide input clock by 128									
	•		-								
	•										
	•	•									
	0000101 = Divide input clock by 6 (default)										
	•										
	•										
	•										
		Divide input clo									
		Divide input clo		vide)							
	0000000 =	Divide input clo	CK DY 1 (NO di	vide)							

## REGISTER 23-1: DAC1CON: DAC CONTROL REGISTER

REGISTER	23-2: DAC1	STAT: DAC S	TATUS REG	GISTER						
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0			
LOEN	_	LMVOEN	—	_	LITYPE	LFULL	LEMPTY			
bit 15				·			bit 8			
		<b>D</b> 444 0			<b>D</b> 444 A		<b>D</b> 0			
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0			
ROEN bit 7	—	RMVOEN	—	_	RITYPE	RFULL	REMPTY bit 0			
							5110			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown			
bit 15	I OFN: Left (	hannel DAC O	utput Enable	bit						
		and negative D	•							
	0 = DAC out	puts are disable	ed .							
bit 14	-	ted: Read as '								
bit 13		eft Channel Mid		utput Voltage E	nable bit					
		DAC output is output is disab								
bit 12-11	•	ited: Read as '								
bit 10	-	Channel Type		it						
		if FIFO is EMP	-							
	•	if FIFO is NOT								
bit 9		us, Left Channe	I Data Input F	FIFO is FULL b	it					
	1 = FIFO is F 0 = FIFO is r									
bit 8	LEMPTY: Sta	LEMPTY: Status, Left Channel Data Input FIFO is EMPTY bit								
	1 = FIFO is Empty									
	0 = FIFO is r									
bit 7	•	Channel DAC	•							
		and negative D puts are disable	•	re enabled						
bit 6		ited: Read as '								
bit 5	-			Output Voltage	Enable bit					
	<b>RMVOEN:</b> Right Channel Midpoint DAC Output Voltage Enable bit 1 = Midpoint DAC output is enabled									
	-	output is disab								
bit 4-3	-	ted: Read as '								
bit 2	-	ht Channel Typ	-	bit						
		if FIFO is EMP if FIFO is NOT								
bit 1	-	us, Right Chanr		t FIFO is FULL	bit					
	1 = FIFO is									
	0 = FIFO is									
bit 0		atus, Right Cha	nnel Data Inp	out FIFO is EM	PTY bit					
	1 = FIFO is E 0 = FIFO is r									
		V 1								

#### ~ ~ ~ - - -

## REGISTER 23-3: DAC1DFLT: DAC DEFAULT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1D	FLT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1D	)FLT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as			d as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 DAC1DFLT<15:0>: DAC Default Value bits

#### REGISTER 23-4: DAC1LDAT: DAC LEFT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1LD	AT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DAC1LDAT<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 DAC1LDAT<15:0>: Left Channel Data Port bits

#### REGISTER 23-5: DAC1RDAT: DAC RIGHT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1RD	AT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DAC1RDAT<7:0>							
bit 7							bit (

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 DAC1RDAT<15:0>: Right Channel Data Port bits


## 24.0 COMPARATOR MODULE

- Note 1: This data sheet summarizes the features of dsPIC33FJ32MC302/304. the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer Section to 34. "Comparator" (DS70212) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".





## 24.1 Comparator Resources

Many useful resources related to Comparators are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwprod- ucts/Devices.aspx?dDoc- Name=en532315

## 24.1.1 KEY RESOURCES

- Section 34. "Comparators" (DS70212)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

## 24.2 Comparator Control Register

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CMIDL	_	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN <sup>(1)</sup>	C1OUTEN <sup>(2</sup>
bit 15				•		•	bit
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15		in Idle Mode b					
		normal modul			nerate interrup	ots. Module is stil	I enabled
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	C2EVT: Com	parator 2 Even	t bit				
		itor output chai					
	•	itor output did i	•	ates			
bit 12		parator 1 Even					
		itor output chai itor output did i	<b>U</b>	ates			
bit 11	C2EN: Compa	arator 2 Enable	e bit				
		tor is enabled tor is disabled					
bit 10	C1EN: Compa	arator 1 Enable	e bit				
		tor is enabled tor is disabled					
bit 9	C2OUTEN: C	omparator 2 C	utput Enable	bit <sup>(1)</sup>			
		tor output is dr					
<b>L</b> # 0	-	itor output is no					
bit 8		comparator 1 C itor output is dr	-				
		itor output is a		• •			
	C2OUT: Com	parator 2 Outp	ut bit				
bit 7							
bit 7	When C2INV						
bit 7	1 = C2 VIN+ 3	> C2 VIN-					
bit 7	1 = C2 VIN + 2 0 = C2 VIN + 2	> C2 VIN- < C2 VIN-					
bit 7	1 = C2 VIN+ 3	> C2 VIN- < C2 VIN- = <u>1:</u>					

## REGISTER 24-1: CMCON: COMPARATOR CONTROL REGISTER

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
  - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

## REGISTER 24-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C1OUT: Comparator 1 Output bit
	When C1INV = 0:
	1 = C1 VIN + > C1 VIN -
	0 = C1 VIN+ < C1 VIN-
	When $C1INV = 1$ :
	0 = C1 VIN+ > C1 VIN- 1 = C1 VIN+ < C1 VIN-
64 C	
bit 5	C2INV: Comparator 2 Output Inversion bit
	<ul> <li>1 = C2 output inverted</li> <li>0 = C2 output not inverted</li> </ul>
L:1 4	-
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted 0 = C1 output not inverted
<b>h</b> # 0	
bit 3	<b>C2NEG:</b> Comparator 2 Negative Input Configure bit
	1 = Input is connected to VIN+ 0 = Input is connected to VIN-
	See Figure 24-1 for Comparator modes.
bit 2	<b>C2POS:</b> Comparator 2 Positive Input Configure bit
Sit 2	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 24-1 for Comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
	See Figure 24-1 for Comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 24-1 for Comparator modes.

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
  - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

## 24.3 Comparator Voltage Reference


## 24.3.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The voltage reference module is controlled through the CVRCON register (Register 24-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

### FIGURE 24-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	_	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS		CVF	२<3:0>	
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ıd as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7	CVREN: Con	nparator Voltag	je Reference E	Enable bit			
		rcuit powered					
		rcuit powered					
bit 6		nparator VREF					
		oltage level is o	•	ef pin from CVref pin			
bit 5		arator VREF R		•			
	•		•	CVRSRC with C	/RSRC/24 step	size	
				9 CVRSRC with			
bit 4	CVRSS: Comparator VREF Source Selection bit						
1 = Comparator reference source CVRSRC = VREF+ – VREF-							
	0 = Compara	tor reference s	source CVRSR	c = AVDD - AVS	SS		
bit 3-0		•	EF Value Selec	ction 0 ⊴CVR<3	:0> ≤15 bits		
	When CVRR						
	CVREF = (CVR)	<3:0>/ 24) ● (0	_VRSRC)				

## REGISTER 24-2: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

 $\frac{When CVRR = 0}{CVRFF} = 1/4 \bullet (CVRSRC) + (CVR<3:0>/32) \bullet (CVRSRC)$ 

## 25.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304. the of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Real-Time Clock Calendar (RTCC)" and (DS70301) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices, and its operation.

The following are some of the key features of this module:

- Time: hours, minutes and seconds
- 24-hour format (military time)
- · Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- · Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- · User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.




FIGURE 25-1: RTCC BLOCK DIAGRAM

## 25.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

## 25.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 25-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 25-1:	RTCVAL	REGISTER	MAPPING
-------------	--------	----------	---------

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 25-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

#### TABLE 25-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

## 25.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 25-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 25-1.

### EXAMPLE 25-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

## 25.2 RTCC Resources

Many useful resources related to RTCC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwprod-
	ucts/Devices.aspx?dDoc-
	Name=en532315

### 25.2.1 KEY RESOURCES

- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

### 25.3 RTCC Registers

#### R/W-0 U-0 R/W-0 R-0 R-0 R/W-0 R/W-0 R/W-0 RTCEN<sup>(2)</sup> RTCWREN RTCSYNC HALFSEC<sup>(3)</sup> RTCOE RTCPTR<1:0> \_\_\_\_ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CAL<7:0> bit 7 bit 0 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown RTCEN: RTCC Enable bit<sup>(2)</sup> bit 15 1 = RTCC module is enabled 0 = RTCC module is disabled bit 14 Unimplemented: Read as '0' bit 13 RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user bit 12 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid 0 = RTCVALH, RTCVALL or ALCFGRPT register can be read without concern over a rollover ripple HALFSEC: Half-Second Status bit(3) bit 11 1 = Second half period of a second 0 = First half period of a second bit 10 RTCOE: RTCC Output Enable bit 1 = RTCC output enabled 0 = RTCC output disabled bit 9-8 RTCPTR<1:0>: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. RTCVAL<15:8>: 11 = Reserved 10 = MONTH 01 = WEEKDAY 00 = MINUTESRTCVAL<7:0>: 11 = YEAR 10 = DAY 01 = HOURS 00 = SECONDS

## **REGISTER 25-1:** RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup>

**Note 1:** The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

## **REGISTER 25-1:** RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup> (CONTINUED)

bit 7-0	CAL<7:0>: RTC Drift Calibration bits
	11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
	•
	•
	•
	10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	•
	•
	•
	00000001 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment

- Note 1: The RCFGCAL register is only affected by a POR.
  - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—		—	—
						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	_	—	_	RTSECSEL <sup>(1)</sup>	PMPTTL
						bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			
	 U-0 	 U-0 U-0  Dit W = Writable	 U-0 U-0 U-0  Dit W = Writable bit	—         —         —         —           U-0         U-0         U-0         U-0           —         —         —         —           bit         W = Writable bit         U = Unimpler	—     —     —     —     —       U-0     U-0     U-0     U-0       —     —     —     —       bit     W = Writable bit     U = Unimplemented bit, real	-       -       -       -       -         U-0       U-0       U-0       U-0       R/W-0         -       -       -       -       RTSECSEL <sup>(1)</sup> Dit       W = Writable bit       U = Unimplemented bit, read as '0'

bit 15-2	Unimplemented: Read as '0'
----------	----------------------------

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>
	<ul> <li>1 = RTCC seconds clock is selected for the RTCC pin</li> <li>0 = RTCC alarm pulse is selected for the RTCC pin</li> </ul>
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	<ul> <li>1 = PMP module uses TTL input buffers</li> <li>0 = PMP module uses Schmitt Trigger input buffers</li> </ul>

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL) needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALRMEN	CHIME		AMA	SK<3:0>		ALRMP	TR<1:0>		
bit 15		·					bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			ARF	T<7:0>					
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	nown		
bit 15	ALRMEN: A	larm Enable bit							
	1 = Alarm is CHIME 0 = Alarm is	,	ed automatic	ally after an ala	rm event when	ever ARPT<7:0	)> = 0x00 and		
hit 14									
bit 14	_	me Enable bit s enabled; ARP	T<7·∩> hite a	re allowed to ro	ll over from Ox(	0 to 0xEE			
		s disabled; ARF							
bit 13-10		0>: Alarm Mask							
		erved – do not ι	•						
	101x = Reserved – do not use								
	1001 = Once a year (except when configured for February 29th, once every 4 years)								
	1000 = Once a month								
	0111 = Once a week								
	0110 = Once a day 0101 = Every hour								
		ry 10 minutes							
	0011 <b>= Eve</b> i								
	$0.010 = E_{VO}$								
		ry 10 seconds							
	0001 <b>= Eve</b> i	ry second							
hit 9-8	0001 <b>= Eve</b> r 0000 <b>= Eve</b> r	ry second ry half second	ue Register \	Vindow Pointer	bits				
bit 9-8	0001 = Ever 0000 = Ever ALRMPTR<	ry second ry half second : <b>1:0&gt;:</b> Alarm Val	-			LH and ALRMV	ALL registers		
bit 9-8	0001 = Ever 0000 = Ever ALRMPTR< Points to the	ry second ry half second	Alarm Value r	egisters when re	ading ALRMVA				
bit 9-8	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT ALRMVAL<	ry second ry half second (1:0>: Alarm Val corresponding / (R<1:0> value d (15:8>:	Alarm Value r	egisters when re	ading ALRMVA				
bit 9-8	0001 = Even 0000 = Even ALRMPTR< Points to the the ALRMPT ALRMVAL< 11 = Unimpl	ry second ry half second (1:0>: Alarm Val corresponding / (R<1:0> value d (15:8>: emented	Alarm Value r	egisters when re	ading ALRMVA				
bit 9-8	0001 = Even 0000 = Even ALRMPTR< Points to the the ALRMPT <u>ALRMVAL&lt;'</u> 11 = Unimpl 10 = ALRMM	ry second ry half second (1:0>: Alarm Val corresponding / rR<1:0> value d 15:8>: emented MNTH	Alarm Value r	egisters when re	ading ALRMVA				
bit 9-8	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT ALRMVAL< 11 = Unimpl 10 = ALRMM 01 = ALRMM	ry second ry half second i <b>1:0&gt;:</b> Alarm Val corresponding / rR<1:0> value d <u>15:8&gt;:</u> emented MNTH WD	Alarm Value r	egisters when re	ading ALRMVA				
bit 9-8	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT ALRMVAL<' 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM	ry second ry half second (1:0>: Alarm Val corresponding / rR<1:0> value d (15:8>: emented MNTH WD MIN	Alarm Value r	egisters when re	ading ALRMVA				
bit 9-8	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT ALRMVAL< 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM ALRMVAL<	y second ry half second (1:0>: Alarm Val corresponding / rR<1:0> value d (15:8>: emented MNTH WD MIN 7:0>:	Alarm Value r	egisters when re	ading ALRMVA				
bit 9-8	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT ALRMVAL<' 11 = Unimpl 10 = ALRMM 00 = ALRMM ALRMVAL<' 11 = Unimpl 10 = ALRMM	y second ry half second corresponding / rR<1:0> value d 15:8>: emented MNTH WD MIN 7:0>: emented DAY	Alarm Value r	egisters when re	ading ALRMVA				
bit 9-8	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT ALRMVAL<' 11 = Unimpl 10 = ALRMM 00 = ALRMM ALRMVAL<' 11 = Unimpl 10 = ALRMM 01 = ALRMM	ry second ry half second corresponding / FR<1:0> value d 15:8>: emented MNTH WD MIN 7:0>: emented DAY HR	Alarm Value r	egisters when re	ading ALRMVA				
	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT ALRMVAL <br 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM 10 = ALRMM 01 = ALRMM 00 = ALRMM	ry second ry half second corresponding / TR<1:0> value d 15:8>: emented MNTH VD MIN 7:0>: emented DAY HR SEC	Alarm Value recrements or	egisters when re every read or w	ading ALRMVA				
	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM ALRMVAL<7 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM 00 = ALRMM	y second ry half second (1:0>: Alarm Val corresponding / rR<1:0> value d (15:8>: emented MNTH WD MIN 7:0>: emented DAY HR SEC : Alarm Repeat	Alarm Value recomments or	egisters when re every read or w	ading ALRMVA				
bit 9-8 bit 7-0	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM ALRMVAL<7 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM 00 = ALRMM	ry second ry half second corresponding / TR<1:0> value d 15:8>: emented MNTH VD MIN 7:0>: emented DAY HR SEC	Alarm Value recomments or	egisters when re every read or w	ading ALRMVA				
	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM ALRMVAL<7 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM 00 = ALRMM	y second ry half second (1:0>: Alarm Val corresponding / rR<1:0> value d (15:8>: emented MNTH WD MIN 7:0>: emented DAY HR SEC : Alarm Repeat	Alarm Value recomments or	egisters when re every read or w	ading ALRMVA				
	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM ALRMVAL<7 11 = Unimpl 10 = ALRMM 01 = ALRMM 00 = ALRMM 00 = ALRMM 00 = ALRMM	ry second ry half second (1:0>: Alarm Val corresponding / rR<1:0> value d (15:8>: emented MNTH WD MIN 7:0>: emented DAY HR SEC : Alarm Repeat = Alarm will repe	Alarm Value recomments or Counter Value	egisters when re every read or w	ading ALRMVA				
	0001 = Ever 0000 = Ever ALRMPTR< Points to the the ALRMPT 10 = ALRMN 01 = ALRMN 00 = ALRMN ALRMVAL<7 11 = Unimpl 10 = ALRMN 01 = ALRMN 01 = ALRMN 00 = ALRMS ARPT<7:0> 11111111 =	y second ry half second (1:0>: Alarm Val corresponding / rR<1:0> value d (15:8>: emented MNTH WD MIN 7:0>: emented DAY HR SEC : Alarm Repeat	Alarm Value recomments or Counter Valu Pat 255 more	egisters when re every read or w e bits times	ading ALRMVA	ALH until it reach	nes '00'.		

## REGISTER 25-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

ER <sup>(1)</sup>

		•					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—		—	_	_	_
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	YRTE	N<3:0>		YRONE<3:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set '0' = E			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-8 Unimplemented: Read as '0'

bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9

bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

## REGISTER 25-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1

bit 11-8MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9bit 7-6Unimplemented: Read as '0'

bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3

bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

# **REGISTER 25-6: RTCVAL (WHEN RTCPTR<1:0> =** 01): WKDYHR: WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—		WDAY<2:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## **REGISTER 25-7: RTCVAL (WHEN RTCPTR<1:0> =** 00): **MINUTES AND SECONDS VALUE REGISTER**

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	IE<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	SECTEN<2:0>				SECON	IE<3:0>	

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

© 2007-2012 Microchip Technology Inc.

bit 7

bit 0

# **REGISTER 25-8:** ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
— — — MTHTEN0 MTHONE<3:03				IE<3:0>			
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

U-0	U-0	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X
—	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# **REGISTER 25-9:** ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—		_	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>			HRON		
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-11 Unimplemented: Read as '0'

bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6

bit 7-6 Unimplemented: Read as '0'

bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2

bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

# REGISTER 25-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—		MINTEN<2:0>		MINONE<3:0>				
bit 15							bit 8	

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SECTEN<2:0>			SECONE<3:0>			
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

NOTES:

## 26.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- **Note 1:** This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer Section to 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

## FIGURE 26-1: CRC SHIFTER DETAILS

## 26.1 Overview

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR bits (X<15:1>) and the CRCCON bits (PLEN<3:0>), respectively.

## EQUATION 26-1: CRC EQUATION


$$x^{16} + x^{12} + x^5 + 1$$

To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 26-1.


Bit Name	Bit Value
PLEN<3:0>	1111
X<15:1>	00010000010000

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 26-2.



© 2007-2012 Microchip Technology Inc.



## FIGURE 26-2: CRC GENERATOR RECONFIGURED FOR $x^{16} + x^{12} + x^5 + 1$

## 26.2 User Interface

## 26.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

```
data[5:0] = crc_input[5:0]
data[7:6] = `bxx
```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) \* VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO.

To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 26.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

### 26.2.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

## 26.3 Operation in Power-Saving Modes

### 26.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

### 26.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

## 26.4 Programmable CRC Resources

Many useful resources related to Programmable CRC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

### 26.4.1 KEY RESOURCES

- Section 37. "Programmable Cyclic Redundancy Check (CRC)" (DS70298)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

## 26.5 Programmable CRC Registers

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0		
_	_	CSIDL			VWORD<4:0	>			
bit 15							bit 8		
R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CRCFUL	CRCMPT	—	CRCGO PLEN<3:0>						
bit 7							bit C		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown		
bit 15-14	•	ted: Read as '							
bit 13	CSIDL: CRC Stop in Idle Mode bit								
			eration when d tion in Idle mo	evice enters Id	e mode				
bit 12-8		Pointer Valu							
		number of vali LEN<3:0> ≤7.	d words in the	FIFO. Has a m	aximum value	e of 8 when PLE	N<3:0> > 7,		
bit 7	CRCFUL: FIF	O Full bit							
	1 = FIFO is full								
	0 = FIFO is n	ot full							
bit 6	CRCMPT: FIF	O Empty Bit							
bit 6	1 = FIFO is e	empty							
	1 = FIFO is e 0 = FIFO is n	empty not empty	o'						
bit 5	1 = FIFO is e 0 = FIFO is n Unimplemen	empty lot empty <b>ted:</b> Read as f	0'						
	1 = FIFO is e 0 = FIFO is n Unimplemen CRCGO: Star	empty lot empty <b>ted:</b> Read as <sup>c</sup> t CRC bit	0'						
bit 5	1 = FIFO is e 0 = FIFO is n <b>Unimplemen</b> <b>CRCGO:</b> Star 1 = Start CR0	empty lot empty <b>ted:</b> Read as <sup>o</sup> t CRC bit C serial shifter		e FIFO is emot	/				
bit 5	1 = FIFO is e 0 = FIFO is n <b>Unimplemen</b> <b>CRCGO:</b> Star 1 = Start CRC 0 = Turn off t	empty lot empty <b>ted:</b> Read as <sup>o</sup> t CRC bit C serial shifter	shifter after the	e FIFO is empt <u>y</u>	1				

## REGISTER 26-1: CRCCON: CRC CONTROL REGISTER

## REGISTER 26-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		Х<	15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
		X<7:1>				_
						bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	
	R/W-0	R/W-0 R/W-0 bit W = Writable	X< R/W-0 R/W-0 R/W-0 X<7:1> Dit W = Writable bit	$X<15:8>$ $R/W-0 \qquad R/W-0 \qquad R/W-0$ $X<7:1>$ bit $W = Writable bit \qquad U = Unimpler$	$X<15:8>$ $R/W-0 \qquad R/W-0 \qquad R/W-0 \qquad R/W-0$ $X<7:1>$ bit W = Writable bit U = Unimplemented bit, real	X < 15:8 > $R/W-0$ $R/W-0$ $R/W-0$ $X < 7:1 >$ Dit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'

bit 15-1 X<15:1>: XOR of Polynomial Term X<sup>n</sup> Enable bits

bit 0 Unimplemented: Read as '0'

NOTES:

## 27.0 PARALLEL MASTER PORT (PMP)


- **Note 1:** This data sheet summarizes the features the dsPIC33FJ32MC302/304. of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Parallel Master Port (PMP)" (DS70299) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

FIGURE 27-1: PMP MODULE OVERVIEW

Key features of the PMP module include:

- Fully Multiplexed Address/Data Mode
   16 bits of address
- Demultiplexed or Partially Multiplexed Address/ Data mode:
  - Up to 11 address lines with single Chip Select
  - Up to 12 address lines without Chip Select
- · One Chip Select Line
- Programmable Strobe Options:
  - Individual Read and Write Strobes or;
  - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- · Programmable Polarity on Control Signals
- · Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
  - Address Support
  - 4-Byte Deep Auto-Incrementing Buffer
- · Programmable Wait States
- · Selectable Input Voltage Levels



#### 27.1 **PMP** Resources

Many useful resources related to PMP are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532315

#### 27.1.1 KEY RESOURCES

- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 27.2 PMP Control Registers

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PMPEN		PSIDL	ADRMUX1 <sup>(1)</sup>	ADRMUX0 <sup>(1)</sup>	PTBEEN	PTWREN	PTRDEN		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
CSF1	CSF0	ALP <sup>(2)</sup>		CS1P <sup>(2)</sup>	BEP	WRSP	RDSP		
bit 7							bit 0		
Legend:									
R = Readable		W = Writable		-	ented bit, read				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown		
bit 15		allel Master Po	rt Enabla bit						
DIL 15	1 = PMP ena		IT ENAble bit						
			nip access perfe	ormed					
bit 14		ited: Read as	• •						
bit 13	-	in Idle Mode bi							
	1 = Discontir	nue module op	eration when de	evice enters Idle	e mode				
		•	ition in Idle mod						
bit 12-11	ADRMUX1:A	DRMUX0: Add	dress/Data Mult	tiplexing Select	ion bits <sup>(1)</sup>				
	11 = Reserve								
				on PMD<7:0>   exed on PMD<7		er 3 hits are m	ultiplexed on		
	PMA<1								
	00 = Address	s and data app	ear on separate	e pins					
bit 10	PTBEEN: By	te Enable Port	Enable bit (16-	bit Master mod	e)				
	1 = PMBE po								
1.1.0	0 = PMBE po			. 1.9					
bit 9			obe Port Enable	e bit					
		PMENB port er PMENB port dis							
bit 8		-	e Port Enable b	oit					
		MWR port ena							
	0 = PMRD/P	MWR port disa	abled						
bit 7-6	CSF1:CSF0:	Chip Select Fi	unction bits						
	11 = Reserve								
		functions as c functions as a							
bit 5		s Latch Polarit							
bit 5		gh (PMALL an							
		w (PMALL and							
bit 4	Unimplemen	ted: Read as	0'						
bit 3	CS1P: Chip S	Select 1 Polarit	y bit <sup>(2)</sup>						
		<b>CS1P:</b> Chip Select 1 Polarity bit <sup>(2)</sup>							
		gh <u>(PMCS1/PM</u> w (PMCS1/PM							

## REGISTER 27-1: PMCON: PARALLEL PORT CONTROL REGISTER

**Note 1:** 28-pin devices do not have PMA<10:2>.

2: These bits have no effect when their corresponding pins are used as address lines.

## REGISTER 27-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 2	BEP: Byte Enable Polarity bit
	<ul> <li>1 = Byte enable active-high (PMBE)</li> <li>0 = Byte enable active-low (PMBE)</li> </ul>
bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

- Note 1: 28-pin devices do not have PMA<10:2>.
  - 2: These bits have no effect when their corresponding pins are used as address lines.

Register 27-2		ODE: PARALL	EL PORT I		STER		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQ	M<1:0>	INC	//<1:0>	MODE16	MODE	=<1:0>
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITB<	1:0> <sup>(1)</sup>		WAI	™<3:0>		WAITE	<1:0> <sup>(1)</sup>
bit 7							bit
Legend:							
R = Readable b	it	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	BUSY: Busy	/ bit (Master mod	le only)				
	-	ousy (not useful v	• ·	essor stall is a	active)		
bit 14-13	IRQM<1:0>	: Interrupt Reque	est Mode bits				
	or on a 10 = No inte 01 = Interru		eration when processor st	PMA<1:0> = all activated	Write Buffer 3 is v 11 (Addressable cle		
bit 12-11	INCM<1:0>	: Increment Mod	e bits				
	10 = Decrer 01 = Increm	ead and write buf ment ADDR<10:0 ient ADDR<10:0 rement or decrer	)> by 1 every > by 1 every	read/write cyc read/write cycl		/)	
bit 10	MODE16: 8	/16-bit Mode bit					
					o the data registe the data register		
bit 9-8	MODE<1:0	>: Parallel Port M	lode Select b	its			
	10 = Master 01 = Enhan 00 = Legacy	r mode 2 (PMCS ced PSP, control y Parallel Slave F	1, PMRD <u>, PN</u> signals (PMI Port, control s	<u>IWR, PMBE, F</u> RD, PM <u>WR, Pl</u> ignals (PMRD	PMBE, PMA <x:0 PMA<x:0> and PI MCS1, PMD&lt;7:0 , PMWR, PMCS<sup>2</sup></x:0></x:0 	MD<7:0>) > and PMA<1	:0>)
bit 7-6	WAITB<1:0	>: Data Setup to	Read/Write	Nait State Cor	figuration bits <sup>(1)</sup>		
	10 <b>= Data w</b> 01 <b>= Data w</b>	vait of 4 TCY; mul vait of 3 TCY; mul vait of 2 TCY; mul vait of 1 TCY; mul	tiplexed addr tiplexed addr	ess phase of 3 ess phase of 2	3 ТСҮ 2 ТСҮ		
bit 5-2		>: Read to Byte		e Wait State C	onfiguration bits		
	•	t of additional 15	ICY				
		t of additional 1∃ additional wait cy		on forced into	one Tcy)		
bit 1-0	WAITE<1:0 11 = Wait of 10 = Wait of 01 = Wait of 00 = Wait of	f 3 TCY f 2 TCY	er Strobe Wai	t State Configu	uration bits <sup>(1)</sup>		

## Register 27-2: PMMODE: PARALLEL PORT MODE REGISTER

**Note 1:** WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR15	CS1			ADDF	R<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR<7:0>							

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADDR15: Parallel Port Destination Address bit
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active
	0 = Chip select 1 is inactive
bit 13-0	ADDR13:ADDR0: Parallel Port Destination Address bits

#### REGISTER 27-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	—	F	PTEN<10:8> <sup>(1)</sup>	)
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN<7:2> <sup>(1)</sup>						PTEN	<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMCS1 Strobe Enable bit
	<ul> <li>1 = PMA14 functions as either PMA&lt;14&gt; bit or PMCS1</li> <li>0 = PMA14 pin functions as port I/O</li> </ul>
bit 13-11	Unimplemented: Read as '0'
bit 10-2	PTEN<10:2>: PMP Address Port Enable bits <sup>(1)</sup>
	<ul><li>1 = PMA&lt;10:2&gt; function as PMP address lines</li><li>0 = PMA&lt;10:2&gt; function as port I/O</li></ul>
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	<ul> <li>1 = PMA1 and PMA0 function as either PMA&lt;1:0&gt; or PMALH and PMALL</li> <li>0 = PMA1 and PMA0 pads functions as port I/O</li> </ul>

Note 1: Devices with 28 pins do not have PMA<10:2>.

bit 0

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 2	27-5: PMS1/	AT: PARALLE	L PORT S	TATUS REGI	STER		
R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0
IBF	IBOV	—	—	IB3F	IB2F	IB1F	IB0F
bit 15							bit 8
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1
OBE	OBUF	—		OB3E	OB2E	OB1E	OB0E
bit 7							bit 0
Legend:		HS = Hardwar	re Set bit				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' =			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15 bit 14	1 = All writab 0 = Some or IBOV: Input B	Suffer Overflow	registers are ble input buffo Status bit	full er registers are gister occurred		ed in software)	
bit 13-12	0 = No overflow occurred Unimplemented: Read as '0'						

1 = Input buffer contains data that has not been read (reading buffer will clear this bit)

1 = A read occurred from an empty output byte register (must be cleared in software)

#### REGISTER 27-5: PMSTAT: PARALLEL PORT STATUS REGISTER

bit 5-4	Unimplemented: Read as '0'
bit 3-0	OB3E:OB0E Output Buffer x Status Empty bit
	1 - Output huffer is eventy (uniting data to the huffer will clear this h

0 = Input buffer does not contain any unread data

1 = All readable output buffer registers are empty

**OBUF:** Output Buffer Underflow Status bits

**IB3F:IB0F:** Input Buffer x Status Full bits

**OBE:** Output Buffer Empty Status bit

0 = No underflow occurred

- 1 = Output buffer is empty (writing data to the buffer will clear this bit)
- 0 = Output buffer contains data that has not been transmitted

0 = Some or all of the readable output buffer registers are full

bit 11-8

bit 7

bit 6

. .. \_ .

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	-	—		—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	_	_	—	RTSECSEL <sup>(1)</sup>	PMPTTL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			wn	
,							

bit 15-2 Unimplemented: Re	ead as '0'
----------------------------	------------

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>
	<ul><li>1 = RTCC seconds clock is selected for the RTCC pin</li><li>0 = RTCC alarm pulse is selected for the RTCC pin</li></ul>
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers
	0 = PMP module uses Schmitt Trigger input buffers

**Note 1:** To enable the actual RTCC output, the RTCOE bit (RCFGCAL) needs to be set.

## 28.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices include the following features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation

#### Address Bit 7 Bit 6 Bit 1 Bit 0 Name Bit 5 Bit 4 Bit 3 Bit 2 0xF80000 FBS RBS<1:0> BSS<2:0> BWRP FSS<sup>(1)</sup> 0xF80002 RSS<1:0> SSS<2:0> SWRP 0xF80004 GWRP FGS \_\_\_\_ \_\_\_\_ GSS<1:0> \_\_\_\_ \_\_\_\_ \_\_\_\_ 0xF80006 FOSCSEL FNOSC<2:0> IESO OSCIOFNC POSCMD<1:0> 0xF80008 FOSC FCKSM<1:0> **IOL1WAY** 0xF8000A FWDT FWDTEN WINDIS \_ WDTPRE WDTPOST<3:0> PWMPIN 0xF8000C FPOR HPOL LPOL ALTI2C FPWRT<2:0> Reserved<sup>(2)</sup> 0xF8000E FICD **JTAGEN** ICS<1:0> 0xF80010 FUID0 User Unit ID Byte 0 0xF80012 FUID1 User Unit ID Byte 1 0xF80014 FUID2 User Unit ID Byte 2 0xF80016 FUID3 User Unit ID Byte 3

#### TABLE 28-1: DEVICE CONFIGURATION REGISTER MAP

**Legend:** — = unimplemented bit, read as '0'.

Note 1: This Configuration register is not available and reads as 0xFF on dsPIC33FJ32MC302/304 devices.

2: These bits are reserved for use by development tools and must be programmed as '1'.

#### 28.1 Configuration Bits

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices provide nonvolatile memory implementations for device Configuration bits. Refer to **Section 25.** "**Device Configuration**" (DS70194) in the "*dsPIC33F/PIC24H Family Reference Manual*" for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 28-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The Device Configuration register map is shown in Table 28-1.

ABLE 28-2:	1		
Bit Field	Register	RTSP Effect	Description
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediately	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment
			Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE 010 = High security; boot program Flash segment ends at 0x0007FE
			Boot space is 4K Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at
			0x001FFE 001 = High security; boot program Flash segment ends at 0x001FFE
			Boot space is 8K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE 000 = High security; boot program Flash segment ends at 0x003FFE
RBS<1:0> <sup>(1)</sup>	FBS	Immediate	Boot Segment RAM Code Protection Size
			11 = No Boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes
au (1)	=====(1)		00 = Boot RAM is 1024 bytes
SWRP <sup>(1)</sup>	FSS <sup>(1)</sup>	Immediate	Secure Segment Program Flash Write-Protect bit 1 = Secure Segment can bet written 0 = Secure Segment is write-protected
SSS<2:0>	FSS	Immediate	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) x11 = No Secure program flash segment
			Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE
			010 = High security; secure program Flash segment starts at End of BS, ends at 0x001FFE
			Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at En- of BS, ends at 0x003FFE
			001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at En- of BS, ends at 007FFEh
			000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0> <sup>(1)</sup>	FSS <sup>(1)</sup>	Immediate	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM
			01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM


IABLE 28-2: OSPIC33F CONFIGURATION BITS DESCRIPTIO	<b>TABLE 28-2:</b>	dsPIC33F CONFIGURATION BITS DESCRIPTION
--	--------------------	---

Note 1: This Configuration register is not available on dsPIC33FJ32MC302/304 devices.

Bit Field	Register	RTSP Effect	Description
GSS<1:0>	FGS	Immediate	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	Immediate	<ul> <li>Two-speed Oscillator Start-up Enable bit</li> <li>1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready</li> <li>0 = Start-up device with user-selected oscillator source</li> </ul>
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Immediate	Peripheral Pin Select Configuration bit 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	<ul> <li>Watchdog Timer Enable bit</li> <li>1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.)</li> <li>0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32

**Note 1:** This Configuration register is not available on dsPIC33FJ32MC302/304 devices.

Bit Field	Register	RTSP Effect	Description
WDTPOST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
PWMPIN	FPOR	Immediate	<ul> <li>Motor Control PWM Module Pin Mode bit</li> <li>1 = PWM module pins controlled by PORT register at device Reset (tri-stated)</li> <li>0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)</li> </ul>
HPOL	FPOR	Immediate	Motor Control PWM High Side Polarity bit 1 = PWM module high side output pins have active-high output polarity 0 = PWM module high side output pins have active-low output polarity
LPOL	FPOR	Immediate	Motor Control PWM Low Side Polarity bit 1 = PWM module low side output pins have active-high output polarity 0 = PWM module low side output pins have active-low output polarity
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Immediate	Alternate I <sup>2</sup> C <sup>™</sup> pins 1 = I <sup>2</sup> C mapped to SDA1/SCL1 pins 0 = I <sup>2</sup> C mapped to ASDA1/ASCL1 pins
JTAGEN	FICD	Immediate	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use




#### 28.2 On-Chip Voltage Regulator

All of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 28-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 31-13 located in Section 31.0 "Electrical Characteristics".

On a POR, it takes approximately 20  $\mu$ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

#### FIGURE 28-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR<sup>(1,2,3)</sup>



#### 28.3 Brown-Out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit, if enabled, continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

## 28.4 Watchdog Timer (WDT)

For dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

#### 28.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

#### All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLRWDT Instruction Watchdog Timer Sleep/Idle WDTPRE WDTPOST<3:0> SWDTEN WDT Wake-up FWDTEN Prescaler Postscaler WDT LPRC Clock (divide by N1) (divide by N2) Reset WDT Window Select WINDIS CLRWDT Instruction

#### FIGURE 28-2: WDT BLOCK DIAGRAM

## 28.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3,2>) needs to be cleared in software after the device wakes up.

## 28.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared,
	the CLRWDT instruction should be executed
	by the application software only during the
	last 1/4 of the WDT period. This CLRWDT
	window can be determined by using a timer.
	If a CLRWDT instruction is executed before
	this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

#### 28.5 JTAG Interface

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70207) of the *dsPIC33F/PIC24H* Family Reference Manual for further information on usage, configuration and operation of the JTAG interface.

## 28.6 In-Circuit Serial Programming

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

## 28.7 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{\text{MCLR}}$ , VDD, VSS, PGC, PGD and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

#### 28.8 Code Protection and CodeGuard Security

The dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the dsPIC33FJ32MC302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices. The dsPIC33FJ32MC302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) of the "dsPIC33F/ PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

## TABLE 28-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
SSS<2:0> = x11 0K	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h 003FFEh 004000h 0057FEh	VS = 256 IW         000000h           BS = 768 IW         000200h           0007FEh         000800h           001FFEh         000800h           001FFEh         002000h           003FFEh         004000h           0057FEh         004000h	VS = 256 IW         000000h           BS = 3840 IW         000200h           0007FEh         000800h           001FFEh         00200h           001FFEh         00200h           003FFEh         00200h           003FFEh         00400h           0057FEh         004000h	VS = 256 IW         000000h 0001FEh           BS = 7936 IW         000200h           0007FEh         000800h           001FFEh         00200h           001FFEh         00200h           003FFEh         003FFEh           004000h         0057FEh
	0157FEh	0157FEh	0157FEh	0157FEh

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
SSS<2:0> = x11 0K	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 00200h 003FFEh 00400h 007FFEh           GS = 21760 IW         007FFEh 00800h 003FFEh           0157FEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 000800h 003FFEh 004000h 003FFEh 004000h 003FFEh           GS = 20992 IW         00000h 003FFEh 008000h 000ABFEh           0157FEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h 003FFEh 004000h 003FFEh 004000h 007FFEh           GS = 17920 IW         0157FEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 000800h 003FFEh           GS = 13824 IW         00000h 003FFEh 004000h 003FFEh           004000h 007FFEh           004000h 007FFEh           004000h 007FFEh           004000h 007FFEh           004000h 007FFEh           004000h           007FFEh           004000h           007FFEh
SSS<2:0> = x10 4K	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FEEh 002000h 003FFEh 004000h 003FFEh 004000h 007FFEh           GS = 17920 IW         000000h 003FFEh 004000h 003FFEh           00457FEh           0004000h           00157FEh	VS = 256 IW         000000h           BS = 768 IW         0002200h           0007FEh         000800h           SS = 3072 IW         001FFEh           002000h         003FFEh           003FFEh         004000h           007FFEh         00800h           003FFEh         004000h           007FFEh         008000h           004FFEh         004000h           007FFEh         008000h           007FFEh         008000h           007FFEh         008000h           007FFEh         008000h	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 00200h 001FFEh 00200h 003FFEh 004000h 003FFEh 004000h 007FFEh 004000h           GS = 17920 IW         0157FEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 00200h 003FFEh           GS = 13824 IW         00000h 003FFEh 004000h 003FFEh           004000h 003FFEh           004000h 007FFEh           004000h 007FFEh           004000h 007FFEh           004000h           007FFEh           004000h           007FFEh           004000h           007FFEh           004000h           007FFEh           004000h           007FFEh           004000h           007FFEh           0057FFEh           0157FEh
SSS<2:0> = x01 8K	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h 003FFEh 004000h 003FFEh           SS = 7936 IW         003FFEh 004000h 003FFEh           GS = 13824 IW         00800h 00ABFEh           0157FEh	VS = 256 IW         000000h           BS = 768 IW         000200h           0007FEh         00080h           001FFEh         00080h           SS = 7168 IW         003FFEh           004000h         003FFEh           004000h         007FFEh           00800h         007FFEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh           SS = 3840 IW         0007FEh 00000h 003FFEh           SS = 4096 IW         002000h 003FFEh 004000h 007FFEh           GS = 13824 IW         00157FEh           0157FEh         0157FEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h           GS = 13824 IW         00000h 007FFEh 004000h 007FFEh           004000h 007FFEh           004000h 007FFEh           004000h 007FFEh           004000h 007FFEh           004000h           007FFEh           008000h           007FFEh           00157FEh
SSS<2:0> = x00 16K	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h 003FFEh 004000h 003FFEh 004000h 007FFEh 008000h 007FFEh           SS = 16128 IW         0007FEh 004000h 007FFEh 008000h 007FFEh           GS = 5632 IW         0157FEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 000800h 003FFEh 004000h 003FFEh 004000h 007FFEh 00800h 007FFEh           SS = 15360 IW         0007FFEh 00800h 003FFEh 004000h 007FFEh           GS = 5632 IW         0157FEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h 003FFEh 004000h 003FFEh 004000h 007FFEh           SS = 12288 IW         007FFEh 004000h 007FFEh           GS = 5632 IW         007FFEh 008000h 007FFEh           0157FEh         0157FEh	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h 003FFEh           SS = 8192 IW         00400h 007FFEh           GS = 5632 IW         004SFEh           00400h         007FFEh           004BFEh         004SFEh           0057FFEh         004SFFEh           004DFFEh         004SFFEh           0057FFEh         0057FFEh

## TABLE 28-4: CODE FLASH SECURITY SEGMENT SIZES FOR 64 KB DEVICES

## TABLE 28-5: CODE FLASH SECURITY SEGMENT SIZES FOR 128 KB DEVICES

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
SSS<2:0> = x11 0K	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 008800h 001FFEh 002000h 003FFEh 004000h 007FFEh 008000h 007FFEh 008000h 007FFEh 008000h 007FFEh           GS = 43776 IW         0157FEh	VS = 256 IW         000000h           BS = 768 IW         000200h           0007FEh         000800h           001FFEh         001FFEh           003FFEh         003FFEh           004000h         003FFEh           00800h         007FFEh           00300h         007FFEh           00800h         007FFEh	VS = 256 IW         000000h           BS = 3840 IW         000200h           0007FEh         000800h           001FEh         000800h           001FEh         000800h           001FEh         000800h           003FEh         003FEh           004000h         003FFEh           008000h         007FFEh           008000h         007FFEh           008000h         007FFEh           008000h         007FFEh           008000h         007FFEh           008000h         007FFEh           008000h         007FFFEh           008000h         007FFEh           008000h         007FFEh	VS = 256 IW         000000h           BS = 7936 IW         000200h           0007FEh         000800h           001FEh         000300h           001FEh         000200h           003FFEh         004000h           004000h         007FFEh           00800h         007FFEh           004000h         007FFEh           00800h         007FFFEh           00800h         007FFFEh
SSS<2:0> = x10	VS = 256 IW 000000h 0001FEh 000200h 0007FEh 000800h 001FFEh 002000h	VS = 256 IW         000000h 0001FEh           BS = 768 IW         000200h           SS = 3072 IW         000800h           001FFEh         002000h	VS = 256 IW         000000h 0001FEh           BS = 3840 IW         000200h           000200h         0007FEh           001FFEh         001FFEh           001FFEh         002000h	VS = 256 IW         000000h 0001FEh           BS = 7936 IW         000200h           000800h         0007FEh           000800h         001FFEh           000200h         001FFEh
4K	GS = 39936 IW 003FFEh 004000h 007FFEh 008000h 00ABFEh 0157FEh	GS = 39936 IW	GS = 39936 IW	GS = 35840 IW
	VS = 256 IW 000000h 0001FEh 000200h 0007FEh 000800h	VS = 256 IW         000000h 0001FEh           BS = 768 IW         000200h           0007FEh         000800h	VS = 256 IW         000000h           BS = 3840 IW         0007FEh           0007FEh         0007FEh           000800h         0007FEh	VS = 256 IW         000000h 0001FEh           BS = 7936 IW         000200h 0007FEh           000800h
SSS<2:0> = x01	001FFEh 002000h 003FFEh 004000h	SS = 7168 IW 001FFEh 002000h 003FFEh 004000h	001FFEh 002000h 003FFEh 004000h	000800h 001FFEh 002000h 003FFEh 004000h
8K	007FFEh 008000h 00FFFEh 010000h 010000h 0157FEh	GS = 35840 IW 0157FEh 008000h 00FFFEh 010000h 0157FEh	GS = 35840 IW 007FFEh 008000h 010000h 0157FEh 0157FEh	GS = 35840 IW 01000h 0157FEh 010000h 0157FEh
	000000h	000000h	000000h	000000h
	0002/00h 0002/00h 0007/FEh 000800h	BS = 768 IW 0007FEh 000200h 0007FEh 000800h	BS = 3840 IW 000200h 0007FEh 000800h	BS = 7936 IW 0007FEh 0007FEh 0007FEh
SSS<2:0> = x00 16K	001FFEh 002000h 003FFEh 004000h 007FFEh 008000h	001FFEh 002000h 003FFEh 004000h 007FFEh 008000h	001FFEh 002000h 003FFEh 004000h 004000h 007FFEh 008000h	001FEEh 002000h 003FEEh 004000h 007FEEh 008000h
	GS = 27648 IW 0157FEh 0157FEh	GS = 27648 IW 010000h 0157FEh 0157FEh	GS = 27648 IW 0157FEh 0157FEh	GS = 27648 IW 00FFFEh 010000h 0157FEh

DS70291G-page 344

## 29.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJ32MC302/ 304. dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 29-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 29-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The  ${\tt MAC}$  class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- · The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

## TABLE 29-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) ∈ {015}
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy         Y data space prefetch address register for DSP instructions           ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10]           [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - [W11 + W12], none}	
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

TABLE 29-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS (	CONTINUED)	

Bass			UCTION SET OVER				
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SE
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SE
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT, Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	-	Branch if Negative	1	1 (2)	None
		BRA	N, Expr NC, Expr	Branch if Not Carry	1	1 (2)	None
		BRA		Branch if Not Negative	1	1 (2)	None
		BRA	NN, Expr NOV, Expr	Branch if Not Overflow	1	1 (2)	None
				Branch if Not Zero	1		None
		BRA	NZ,Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OA,Expr			1 (2)	
		BRA	OB, Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA,Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
-	 	BRA	Ŵn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	1	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

#### TABLE 29-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Accumulator	1	1	OA,OB,SA,SE
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
	COM			WREG = $\overline{f}$	-		
		COM	f,WREG	<u> </u>	1	1	N,Z
		COM	Ws,Wd	Wd = Ws	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CPO	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
20	DIPI	DT2T	#11014	Disable interrupts for K instruction cycles			IN

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

Base Instr # Assembly Mnemonic				# of Words	# of Cycles	Status Flags Affected	
48	MPY	MPY Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,2
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
	ļ	RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn		3 (2)	None
62	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry Ma	1	1	C,N,Z
64	PINC	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
04	RLNC	RLNC	f f WDEC	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
65	PPC	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws f = Rotate Right through Carry f	1	1	N,Z C,N,Z
00	RRC	RRC	f MDEC	WREG = Rotate Right through Carry f		1	C,N,Z C,N,Z
		RRC RRC	f,WREG Ws,Wd	WREG = Rotate Right through Carry T Wd = Rotate Right through Carry Ws	1	1	C,N,Z C,N,Z

Base Instr #	Assembly Mnemonic			# of Words	# of Cycles	Status Flags Affected	
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
70		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	f = f - WREG - (C)	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	Wn = Wn - lit10 - (C)	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – $(\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

# 30.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit<sup>™</sup> 3 Debug Express
- Device Programmers
  - PICkit™ 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

## 30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
   Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

## 30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

## 30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

## 30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

#### 30.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

## 30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and  $\mathsf{PIC}^{\mathbb{R}}$ dsPIC® programming of and Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

## 30.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 in-circuit debugging on most PIC® enables microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for guick programming of large memory devices and incorporates an MMC card for file storage and data applications.

## 30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

## 31.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

## Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(4)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V <sup>(4)</sup>	-0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into VDD pin <sup>(2)</sup>	
Maximum current sourced/sunk by any 2x I/O pin <sup>(3)</sup>	
Maximum current sourced/sunk by any 4x I/O pin <sup>(3)</sup>	15 mA
Maximum current sourced/sunk by any 8x I/O pin <sup>(3)</sup>	
Maximum current sunk by all ports	
Maximum current sourced by all ports <sup>(2)</sup>	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
  - 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
  - 4: See the "Pin Diagrams" section for 5V tolerant pins.

#### 31.1 DC Characteristics

#### TABLE 31-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04
	3.0-3.6V <sup>(1)</sup>	-40°C to +85°C	40
	3.0-3.6V <sup>(1)</sup>	-40°C to +125°C	40

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 31-11 for the minimum and maximum BOR values.

#### TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation:	PD	Pint + Pi/o			W
$I/O = \Sigma (\{VDD - VOH\} \times IOH\} + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(	W		

#### TABLE 31-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θja	30	_	°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	40	—	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	30	—	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

#### TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq + 85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions
Operati	ng Voltag	6					
DC10	Supply V	/oltage					
	Vdd		3.0	_	3.6	V	Industrial and Extended
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	1.8	_	_	V	—
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_
DC17	SVDD	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended				
Parameter No. <sup>(3)</sup>	Typical <sup>(2)</sup>	Мах	Units	Conditions			
Operating Cur	rent (IDD) <sup>(1)</sup>		•				
DC20d	18	21	mA	-40°C			
DC20a	18	22	mA	+25°C	3.3V	10 MIPS	
DC20b	18	22	mA	+85°C	- 3.3V	10 101195	
DC20c	18	25	mA	+125°C	_		
DC21d	30	35	mA	-40°C		16 MIPS	
DC21a	30	34	mA	+25°C	3.3V		
DC21b	30	34	mA	+85°C	- 3.3V	10 101195	
DC21c	30	36	mA	+125°C	_		
DC22d	34	42	mA	-40°C			
DC22a	34	41	mA	+25°C	3.3V	20 MIPS	
DC22b	34	42	mA	+85°C	- 3.3V	20 101195	
DC22c	35	44	mA	+125°C	_		
DC23d	49	58	mA	-40°C			
DC23a	49	57	mA	+25°C	3.3V		
DC23b	49	57	mA	+85°C	J.3V	30 MIPS	
DC23c	49	60	mA	+125°C			
DC24d	63	75	mA	-40°C			
DC24a	63	74	mA	+25°C	2 2)/		
DC24b	63	74	mA	+85°C	- 3.3V	40 MIPS	
DC24c	63	76	mA	+125°C			

#### TABLE 31-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

**Note 1:** IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode, no PLL until 10 MIPS, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- CPU executing while (1) statement
- JTAG is disabled
- **2:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** These parameters are characterized but not tested in manufacturing.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le + 85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No. <sup>(3)</sup>	Typical <sup>(2)</sup>	Мах	Units		Conditions				
Idle Current (li	DLE): Core OF	F Clock ON	Base Curren	t <sup>(1)</sup>					
DC40d	8	10	mA	-40°C					
DC40a	8	10	mA	+25°C		10 MIPS			
DC40b	9	10	mA	+85°C	3.3V				
DC40c	10	13	mA	+125°C					
DC41d	13	15	mA	-40°C					
DC41a	13	15	mA	+25°C	3.3V	16 MIPS			
DC41b	13	16	mA	+85°C	5.50				
DC41c	13	19	mA	+125°C					
DC42d	15	18	mA	-40°C		20 MIPS			
DC42a	16	18	mA	+25°C	3.3V				
DC42b	16	19	mA	+85°C	5.50				
DC42c	17	22	mA	+125°C					
DC43d	23	27	mA	-40°C					
DC43a	23	26	mA	+25°C	3.3V	30 MIPS			
DC43b	24	28	mA	+85°C	5.50	JU IVITE J			
DC43c	25	31	mA	+125°C					
DC44d	31	42	mA	-40°C					
DC44a	31	36	mA	+25°C	3.3V	40 MIPS			
DC44b	32	39	mA	+85°C	5.57				
DC44c	34	43	mA	+125°C	]				

#### TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base IIDLE current is measured as follows:

 CPU core is off (i.e., Idle mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator disabled (i.e., SOSCO and SOSCI pins configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- JTAG is disabled
- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** These parameters are characterized but not tested in manufacturing.

## TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CORRENT (IPD)											
DC CHARACT	TERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le + 85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions							
Power-Down	Current (IPD)	(2)									
DC60d	24	68	μA	-40°C							
DC60a	28	87	μΑ	+25°C	2 2 4	Base Power-Down Current <sup>(3,4)</sup>					
DC60b	124	292	μA	+85°C	3.3V	Base Power-Down Current					
DC60c	350	1000	μA	+125°C							
DC61d	8	13	μΑ	-40°C							
DC61a	10	15	μA	+25°C	2.01/	Watchdog Timer Current:					
DC61b	12	20	μA	+85°C	3.3V	ΔIWDT <sup>(3,5)</sup>					
DC61c	13	25	μA	+125°C	1						

Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD, WDT and FSCM are disabled, all peripheral modules are disabled (PMDx bits are all '1's)

- · RTCC is disabled
- JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.

DC CHARACTERI	STICS	DC CHARACTERISTICS					$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical <sup>(1)</sup>	Мах	Doze Units Condi			itions						
DC73a	20	50	1:2	mA								
DC73f	17	30	1:64	mA	-40°C	3.3V	40 MIPS					
DC73g	17	30	1:128	mA								
DC70a	20	50	1:2	mA								
DC70f	17	30	1:64	mA	+25°C	3.3V	40 MIPS					
DC70g	17	30	1:128	mA								
DC71a	20	50	1:2	mA								
DC71f	17	30	1:64	mA	+85°C	3.3V	40 MIPS					
DC71g	17	30	1:128	mA								
DC72a	21	50	1:2	mA								
DC72f	18	30	1:64	mA	+125°C	3.3V	40 MIPS					
DC72g	18	30	1:128	mA								

## TABLE 31-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

**Note 1:** Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated.

			Standard Oper (unless otherw Operating temp	vise stat				
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions	
	VIL	Input Low Voltage						
DI10		I/O pins	Vss	—	0.2 VDD	V		
DI11		PMP pins	Vss	—	0.15 VDD	V	PMPTTL = 1	
DI15		MCLR	Vss	—	0.2 VDD	V		
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 VDD	V		
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 VDD	V	SMbus disabled	
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8 V	V	SMbus enabled	
	Vih	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant <sup>(4)</sup>	0.7 Vdd	—	Vdd	V	—	
		I/O Pins 5V Tolerant <sup>(4)</sup>	0.7 VDD	—	5.5	V		
DI21		I/O Pins Not 5V Tolerant with PMP <sup>(4)</sup>	0.24 VDD + 0.8	_	Vdd	V		
		I/O Pins 5V Tolerant with PMP <sup>(4)</sup>	0.24 VDD + 0.8	_	5.5	V		
DI28		SDAx, SCLx	0.7 Vdd	—	5.5	V	SMbus disabled	
DI29		SDAx, SCLx	2.1	—	5.5	V	SMbus enabled	
	ICNPU	CNx Pull-up Current						
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS	

## TABLE 31-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

			Standard Oper (unless otherw			3.0V to	3.6V
DC CH	ARACTER	RISTICS	Operating temp		, -40°C ≤1		°C for Industrial 5°C for Extended
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
	lı∟	Input Leakage Current <sup>(2,3)</sup>					
DI50		I/O pins 5V Tolerant <sup>(4)</sup>	—	_	±2	μA	Vss ⊴VPIN ⊴VDD, Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant <sup>(4)</sup> (Excluding RB9 through RB12)	_	_	±1	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance, 40°C ≤ TA ≤+85°C
DI51a		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	_	±2	μA	Shared with external reference pins, 40°C ≤ TA ≤+85°C
DI51b		I/O Pins Not 5V Tolerant <sup>(4)</sup> (Excluding RB9 through RB12)	_	_	±3.5	μA	Vss ⊴VPiN ⊴VDD, Pin at high-impedance, -40°C ≤TA ≤+125°C
DI51c		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	_	±8	μA	Analog pins shared with external reference pins, -40°C ≤TA ≤+125°C
DI51d		RB9 through RB12	_	_	±11	μA	Vss ⊴VPIN ⊴VDD, Pin at high-impedance, -40°C ≤TA ≤+85°C
DI51e		RB9 through RB12	_	_	±13	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+125°C
DI55		MCLR	—	—	±2	μA	Vss ⊴Vpin ⊴Vdd
DI56		OSC1	—	-	±2	μA	Vss ⊴VPiN ⊴VDD, XT and HS modes

#### TABLE 31-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (VSS 0.3). Characterized but not tested.

**6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			Standard Oper (unless otherw Operating temp	-			
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
DI60a	licl	Input Low Injection Current	0		_5 <sup>(5,8)</sup>	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, VCAP, SOSCI, SOSCO, and RB14
DI60b	ІІСН	Input High Injection Current	0		+5 <sup>(6,7,8)</sup>	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, VCAP, SOSCI, SOSCO, RB14, and digital 5V-tolerant designated pins
DI60c	Σlict	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(9)</sup>		+20 <sup>(9)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT

#### TABLE 31-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	RACTER	ISTICS	Standar (unless Operatin	otherwi	se state	<b>ed)</b> -40°C ≤	<b>:: 3.0V to 3.6V</b> ≤TA ≤+85°C for Industrial ≤TA ≤+125°C for Extended
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - RA2, RA7- RA10, RB10, RB11, RB7, RB4, RC3-RC9	_	_	0.4	V	Io∟ ≤3 mA, Vod = 3.3V See <b>Note 1</b>
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	_	_	0.4	V	Io∟ ⊴6 mA, VDD = 3.3V See <b>Note 1</b>
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA3, RA4	_	_	0.4	V	Io∟ ≤10 mA, Vdd = 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.4	_	_	V	Іон ≥ -3 mA, Vod = 3.3V See <b>Note 1</b>
DO20 Voh	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.4	_	_	V	Іон ≥ -6 mA, Voo = 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA4, RA3	2.4	_	_	V	Іон ≥ -10 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage	1.5	_	_		IOH ≥ -6 mA, VDD = 3.3V See <b>Note 1</b>
		2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.0	_	_	V	IOH ≥ -5 mA, VDD = 3.3V See <b>Note 1</b>
		NBH, N05-N03	3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See <b>Note 1</b>
		<b>Output High Voltage</b> 4x Source Driver Pins - RA0,	1.5	_	_		Іон ≥ -12 mA, Voo = 3.3V See <b>Note 1</b>
DO20A	VoH1	RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.0	_	_	V	Іон ≥ -11 mA, VDD = 3.3V See <b>Note 1</b>
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -16 mA, VDD = 3.3V See <b>Note 1</b>
		8x Source Driver Pins - RA3, RA4	2.0	_	_	V	IOH ≥ -12 mA, VDD = 3.3V See <b>Note 1</b>
			3.0	_	_		IOH ≥ -4 mA, VDD = 3.3V See <b>Note 1</b>

#### TABLE 31-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Parameters are characterized, but not tested.

## TABLE 31-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS Standard Operating tempe		,						
Param No.	Symbol	Characteristic		Min <sup>(1)</sup>	Тур	Мах	Units	Conditions
BO10 Vi	/BOR	BOR Event on VDD transition high-to-low		2.40	—	2.55	V	Vdd

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

#### TABLE 31-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000	_	_	E/W	-40° C to +125° C
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D134	Tretd	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40° C to +125° C
D135	IDDP	Supply Current during Programming	-	10	—	mA	—
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See <b>Note 2</b>
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See <b>Note 2</b>
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See <b>Note 2</b>
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See <b>Note 2</b>
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C, See <b>Note 2</b>
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +125°C, See <b>Note 2</b>

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

## TABLE 31-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):         Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended								
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
	Cefc	External Filter Capacitor Value <sup>(1)</sup>	4.7	10	_	μF	Capacitor must be low series resistance (< 5 ohms)		

**Note 1:** Typical VCAP voltage = 2.5V when VDD  $\geq$  VDDMIN.


## 31.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 AC characteristics and timing parameters.

#### TABLE 31-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial
	$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Table 31-1.


## FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## TABLE 31-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—	_	400	pF	In I <sup>2</sup> C™ mode

## FIGURE 31-2: EXTERNAL CLOCK TIMING



## TABLE 31-16: EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTER	RISTICS	(unless otherw	vise stat			
			Operating temp	or Extended			
Param No.	Symb	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC
		Oscillator Crystal Frequency	3.5 10	_	10 40 33	MHz MHz kHz	XT HS Sosc
			3.5	_	10	MHz	AUX_OSC_FIN
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns	—
OS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	25		DC	ns	—
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC
OS40	TckR	CLKO Rise Time <sup>(3)</sup>	—	5.2		ns	—
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	—	5.2		ns	—
OS42	Gм	External Oscillator Transconductance <sup>(4)</sup>	14	16	18	mA/V	VDD = 3.3V TA = +25°C

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (Tcr) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

АС СНА	RACTERI	STICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol Characteristi			Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8		8	MHz	ECPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO Syster Frequency	n	100	—	200	MHz	_		
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS	—		
OS53	DCLK	CLKO Stability (Jitter	-3	0.5	3	%	Measured over 100 ms period			

## TABLE 31-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left[\frac{D_{CLK}}{\sqrt{\left(\frac{32 MHz}{2 MHz}\right)}}\right] = \left[\frac{3\%}{\sqrt{16}}\right] = \left[\frac{3\%}{4}\right] = 0.75\%$$

#### TABLE 31-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended							
Param No.	Characteristic	Min	Тур	Max	Units	nits Conditions				
	Internal FRC Accuracy	) FRC Fr	equency	= 7.37 N	IHz <sup>(1)</sup>					
F20	FRC	-2	_	+2	%	-40°C ≤TA ≤+85°C VDD = 3.0-3.6V				
	FRC	-5	_	+5	%	$-40^{\circ}C \le TA \le +125^{\circ}C$ VDD = 3.0-3.6V				

**Note 1:** Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


#### TABLE 31-19: INTERNAL RC ACCURACY

АС СН	ARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
-	LPRC @ 32.768 kHz <sup>(1)</sup>									
F21	LPRC	-20	±6	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6				
	LPRC	-30	_	+30	%	$-40^\circ C \le T_A \le +125^\circ C$	VDD = 3.0-3.6V			

**Note 1:** Change of LPRC frequency as VDD changes.

© 2007-2012 Microchip Technology Inc.

## FIGURE 31-3: I/O TIMING CHARACTERISTICS




AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Character	Characteristic			Max	Units	Conditions	
DO31	TIOR	Port Output Rise Tim	e		10	25	ns		
DO32	TIOF	Port Output Fall Time		10	25	ns	—		
DI35	TINP	INTx Pin High or Low	v Time (input)	20	_	—	ns	_	
DI40	Trbp	CNx High or Low Tim	CNx High or Low Time (input)			_	TCY	—	

## TABLE 31-20: I/O TIMING REQUIREMENTS

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

# FIGURE 31-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS



# TABLE 31-21:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS


АС СНА	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Conditions					
SY10	TMCL	MCLR Pulse Width (low)	2	_		μs	-40°C to +85°C				
SY11	TPWRT	Power-up Timer Period	_	2 4 8 16 32 64 128		ms	-40°C to +85°C User programmable				
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C				
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs	—				
SY20	Twdt1	Watchdog Timer Time-out Period	—	—	—	—	See Section 28.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 31-19)				
SY30	Tost	Oscillator Start-up Time	_	1024 Tosc			Tosc = OSC1 period				
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μs	-40°C to +85°C				

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

# dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

## FIGURE 31-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



АС СН	ARACTERIS	TICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Charact	eristic		Min	Тур	Мах	Units	Conditions	
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler		Тсү + 20			ns	Must also meet parameter TA15.	
				onous, scaler	(Tcy + 20)/N		_	ns	N = prescale value	
			Asynch	ronous	20		—	ns	(1, 8, 64, 256)	
TA11	ΤτxL	TxCK Low Time	CK Low Time Synchronous, no prescaler Synchronous, with prescaler		(TCY + 20)		—	ns	Must also meet parameter TA15.	
					(Tcy + 20)/N	_	—	ns	N = prescale value	
			Asynch	ronous	20	_	_	ns	(1, 8, 64, 256)	
TA15	ΤτχΡ	TxCK Input Period	Synchro no pres		2 Tcy + 40	_	—	ns	—	
			Synchro with pre		Greater of: 40 ns or (2 TCY + 40)/ N	_		_	N = prescale value (1, 8, 64, 256)	
			Asynch	ronous	40		—	ns	—	
OS60	Ft1	SOSCI/T1CK Osc frequency Range enabled by setting (T1CON<1>))	(oscillator		DC		50	kHz	—	
TA20	TCKEXTMRL	Delay from Extern Edge to Timer Inc		Clock	0.75 Tcy + 40		1.75 Tcy + 40		—	

## TABLE 31-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

Note 1: Timer1 is a Type A.


АС СНА	ARACTERIS	TICS	(unles	Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Chara	cteristic <sup>(1)</sup>	<sup>1)</sup> Min		Мах	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchronous mode	Greater of: 20 or (TcY + 20)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)		
TB11	TtxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (TcY + 20)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)		
TB15	TtxP	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	—	_	ns	N = prescale value (1, 8, 64, 256)		
TB20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Incre- ment		0.75 Tcy + 40		1.75 Tcy + 40	ns	—		

## TABLE 31-23: TIMER2 AND TIMER4 EXTERNAL CLOCK TIMING REQUIREMENTS

TABLE 31-24:	TIMER3 AND	<b>TIMER5 EXTERNAL</b>	L CLOCK TIMING REQUIREMENTS
--------------	------------	------------------------	-----------------------------

					Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Characteristic <sup>(1)</sup>			Min	Тур	Мах	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchron	ious	Tcy + 20	_	_	ns	Must also meet parameter TC15		
TC11	TtxL	TxCK Low Time	Synchron	nous	Тсү + 20	_	—	ns	Must also meet parameter TC15		
TC15	TtxP	TxCK Input Period	Synchron with prese	-	2 Tcy + 40	_	—	ns	—		
TC20	TCKEXTMRL Delay from External TxCl Clock Edge to Timer Increment			CK	0.75 Tcy + 40	_	1.75 Tcy + 40	ns	—		


Note 1:	These parameters are characterized, but are not tested in manufacturing.
---------	--



## TABLE 31-25: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

					Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic <sup>(1)</sup>			Min	Тур	Max	Units	Conditions		
TQ10	TtQH	U	Synchronous, with prescaler		Тсү + 20			ns	Must also meet parameter TQ15		
TQ11	TtQL		Synchro with pre		Тсү + 20			ns	Must also meet parameter TQ15		
TQ15	TtQP	-	Synchronous, with prescaler		2 * Tcy + 40			ns	_		
TQ20	TCKEXTMRL	TCKEXTMRL Delay from External TxCK Clock Edge to Timer Increment			0.5 TCY		1.5 Tcy	_	—		

## FIGURE 31-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




#### TABLE 31-26: INPUT CAPTURE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characte	ristic <sup>(1)</sup>	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns			
			With Prescaler	10	_	ns			
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns			
			With Prescaler	10	_	ns			
IC15	TccP	ICx Input Period		(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)		

Note 1: These parameters are characterized but not tested in manufacturing.


## FIGURE 31-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



## TABLE 31-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Мах	Units	Conditions	
OC10	TccF	OCx Output Fall Time	—	_	_	ns	See parameter D032	
OC11	TccR	OCx Output Rise Time	—	— — — ns See parameter D031				


## FIGURE 31-9: OC/PWM MODULE TIMING CHARACTERISTICS




## TABLE 31-28: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change	_	_	Tcy + 20	ns	_	
OC20	TFLT	Fault Input Pulse Width	Tcy + 20	_	—	ns	—	

## FIGURE 31-10: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS



## FIGURE 31-11: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS



#### TABLE 31-29: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions				
MP10	TFPWM	PWM Output Fall Time	—	—		ns	See parameter DO32
MP11	TRPWM	PWM Output Rise Time	—	—	—	ns	See parameter DO31
MP20	Tfd	Fault Input ↓to PWM I/O Change	—	_	50	ns	_
MP30	Тғн	Minimum Pulse Width	50	_	_	ns	—







TABLE 31-30: QI	<b>UADRATURE DECODER 1</b>	TIMING REQUIREMENTS
-----------------	----------------------------	---------------------

			(unle	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>		Тур <sup>(2)</sup>	Мах	Units	Conditions		
TQ30	TQUL	Quadrature Input Low Time		6 Tcy	—	ns	_		
TQ31	ΤουΗ	Quadrature Input High Time		6 Tcy	_	ns	—		
TQ35	TQUIN	Quadrature Input Period		12 TCY	_	ns	—		
TQ36	ΤουΡ	Quadrature Phase Period		3 Tcy	_	ns	—		
TQ40	TQUFL	Filter Time to Recognize Lov with Digital Filter	V,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		
TQ41	TQUFH	Filter Time to Recognize Hig with Digital Filter	h,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** N = Index Channel Digital Filter Clock Divide Select bits. Refer to **Section 15. "Quadrature Encoder** Interface (QEI)" in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site for the latest dsPIC33F/PIC24H Family Reference Manual sections.



## FIGURE 31-13: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS

#### TABLE 31-31: QEI INDEX PULSE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
TQ50	TqIL	Filter Time to Recognize with Digital Filter	Low,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>
TQ51	TqiH	Filter Time to Recognize with Digital Filter	High,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>
TQ55	Tqidxr	Index Pulse Recognized Counter Reset (ungated		3 TCY	_	ns	_


Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.


AC CHARAG	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP			
15 Mhz	Table 31-33	—	—	0,1	0,1	0,1			
9 Mhz	—	Table 31-34	—	1	0,1	1			
9 Mhz	—	Table 31-35	—	0	0,1	1			
15 Mhz	_	_	Table 31-36	1	0	0			
11 Mhz	_	_	Table 31-37	1	1	0			
15 Mhz		_	Table 31-38	0	1	0			
11 Mhz	_	_	Table 31-39	0	0	0			

## TABLE 31-32: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

## FIGURE 31-14: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS



#### FIGURE 31-15: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS




			(unless	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+85°C for Industrial-40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Conditions				
SP10	TscP	Maximum SCK Frequency	—	_	15	MHz	See Note 3		
SP20	TscF	SCKx Output Fall Time	-	—	_	ns	See parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	-	6	20	ns	—		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—		

## TABLE 31-33: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.




# FIGURE 31-16: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

# TABLE 31-34:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING<br/>REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP10	TscP	Maximum SCK Frequency	—	_	9	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and <b>Note 4</b>	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and <b>Note 4</b>	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—	

- **2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.



#### FIGURE 31-17: SPIx MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING


#### TABLE 31-35: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING REQUIREMENTS


			Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max Units Conditions						
SP10	TscP	Maximum SCK Frequency		—	9	MHz	-40°C to +125°C and see Note 3		
SP20	TscF	SCKx Output Fall Time	_	—		ns	See parameter DO32 and <b>Note 4</b>		
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	-	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—		

Note 1: These parameters are characterized, but are not tested in manufacturing.

Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. 2:

- 3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.





## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04


# TABLE 31-36:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING<br/>REQUIREMENTS


АС СНА				Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Мах	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	_	_	15	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—	_	—	ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—			ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—		—	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	_	—	ns	See parameter DO31 and <b>Note 4</b>		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	_		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow $ to SCKx $\uparrow$ or SCKx Input	120		—	ns	_		
SP51	TssH2doZ	SSx	10	_	50	ns	_		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_	_	ns	See Note 4		
SP60	TssL2doV	SDOx Data Output Valid after	—		50	ns	—		

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.






# TABLE 31-37:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_		ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time			_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_		ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$	120	_	_	ns	_
SP51	TssH2doZ	SSx	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	—	50	ns	_

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.





## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04


# TABLE 31-38:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Мах	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_	_	15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	—		ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow $ to SCKx $\uparrow$ or SCKx Input	120	—	—	ns	—
SP51	TssH2doZ	SSx	10	—	50	ns	-
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—		ns	See Note 4

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.





## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

#### TABLE 31-39: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING REQUIREMENTS


AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	_			ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—		-	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	-	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$	120	_	_	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10		50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40			ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.










				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charac	teristic	Min <sup>(1)</sup>	Max	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	—		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μs	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	—		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μs	_		
IM20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode		300	ns	CB is specified to be		
			400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode <sup>(2)</sup>	_	100	ns			
IM21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode		1000	ns	CB is specified to be from 10 to 400 pF		
			400 kHz mode	20 + 0.1 Св	300	ns			
			1 MHz mode <sup>(2)</sup>		300	ns			
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns	_		
			400 kHz mode	100	_	ns			
			1 MHz mode <sup>(2)</sup>	40	_	ns			
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μs	_		
			400 kHz mode	0	0.9	μs			
			1 MHz mode <sup>(2)</sup>	0.2	—	μs			
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	Only relevant for		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	Repeated Start		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	μs	condition		
IM31	Thd:sta	Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	After this period the		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	first clock pulse is		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	μs	generated		
IM33	Tsu:sto	Stop Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	_		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs			
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μs			
IM34	THD:STO	Stop Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	_		
			400 kHz mode	Tcy/2 (BRG + 1)	_	ns			
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	ns			
IM40		Output Valid From Clock	100 kHz mode	_	3500	ns	—		
			400 kHz mode	_	1000	ns	—		
			1 MHz mode <sup>(2)</sup>	_	400	ns	—		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time bus must be free		
			400 kHz mode	1.3	_	μs	before a new		
			1 MHz mode <sup>(2)</sup>	0.5	—	μs	transmission can start		
IM50	Св	Bus Capacitive L	oading	—	400	pF	—		
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	See Note 3		

## TABLE 31-40: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I<sup>2</sup>C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site for the latest dsPIC33F/PIC24H Family Reference Manual sections.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.








АС СНА	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extend					
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz		
			1 MHz mode <sup>(1)</sup>	0.5		μs	_		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz		
			1 MHz mode <sup>(1)</sup>	0.5		μs	—		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode <sup>(1)</sup>		100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode <sup>(1)</sup>	_	300	ns	•		
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	_		
		Setup Time	400 kHz mode	100		ns	•		
			1 MHz mode <sup>(1)</sup>	100		ns	•		
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	_		
		Hold Time	400 kHz mode	0	0.9	μs	•		
			1 MHz mode <sup>(1)</sup>	0	0.3	μs	•		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated		
		Setup Time	400 kHz mode	0.6		μs	Start condition		
			1 MHz mode <sup>(1)</sup>	0.25		μs	•		
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μs	After this period, the first		
		Hold Time	400 kHz mode	0.6		μs	clock pulse is generated		
			1 MHz mode <sup>(1)</sup>	0.25		μs			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs			
		Setup Time	400 kHz mode	0.6		μs			
			1 MHz mode <sup>(1)</sup>	0.6		μs			
IS34	THD:ST	Stop Condition	100 kHz mode	4000		ns	_		
	0	Hold Time	400 kHz mode	600		ns			
			1 MHz mode <sup>(1)</sup>	250		ns	1		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—		
		From Clock	400 kHz mode	0	1000	ns			
			1 MHz mode <sup>(1)</sup>	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time bus must be free		
			400 kHz mode	1.3	_	μs	before a new transmission		
			1 MHz mode <sup>(1)</sup>	0.5	_	μs	can start		
IS50	Св	Bus Capacitive Lo	ading	<u> </u>	400	pF	_		

## TABLE 31-41: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

#### FIGURE 31-26: ECAN MODULE I/O TIMING CHARACTERISTICS



#### TABLE 31-42: ECAN MODULE I/O TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C					
Param No. Symbol Characteristic <sup>(1)</sup>			Min	Typ <sup>(2)</sup>	Мах	Units	Conditions	
CA10	TioF	Port Output Fall Time	_			ns	See parameter D032	
CA11	TioR	Port Output Rise Time	—		_	ns	See parameter D031	
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120	_		ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CH	ARACTER	RISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions			
			Device	Supply	/					
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 3.0	_	Lesser of VDD + 0.3 or 3.6	V	_			
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V	—			
			Reference	e Inpu	ts					
AD05	VREFH	Reference Voltage High	AVss + 2.5		AVdd	V				
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0			
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD – 2.5	V				
AD06a			0	_	0	V	VREFH = AVDD VREFL = AVSS = 0			
AD07	VREF	Absolute Reference Voltage	2.5	—	3.6	V	VREF = VREFH - VREFL			
AD08	IREF	Current Drain	—		10	μΑ	ADC off			
AD09	IAD	Operating Current	_	7.0	9.0	mA	ADC operating in 10-bit mode, see <b>Note 1</b>			
			—	2.7	3.2	mA	ADC operating in 12-bit mode, see <b>Note 1</b>			
			Analog	g Input						
AD12	Vinh	Input Voltage Range VINH	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input			
AD13	VINL	Input Voltage Range VINL	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input			
AD17	Rin	Recommended Impedance of Analog Voltage Source		_	200 200	Ω Ω	10-bit ADC 12-bit ADC			

## TABLE 31-43: ADC MODULE SPECIFICATIONS

**Note 1:** These parameters are not characterized or tested in manufacturing.

АС СНА				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions		
		ADC Accuracy (12-bit Mod	de) – Mea	sureme	nts with	externa	I VREF+/VREF-		
AD20a	Nr	Resolution <sup>(1)</sup>	1:	2 data bi	ts	bits			
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23a	Gerr	Gain Error	—	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24a	EOFF	Offset Error	—	0.9	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25a	—	Monotonicity	—	_	_	_	Guaranteed		
		ADC Accuracy (12-bit Mo	de) – Mea	asureme	nts with	interna	I VREF+/VREF-		
AD20a	Nr	Resolution <sup>(1)</sup>	12	2 data bi	ts	bits			
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23a	Gerr	Gain Error	2	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24a	EOFF	Offset Error	2	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25a	_	Monotonicity		—	—		Guaranteed		
		Dynamic	c Perforn	nance (1	2-bit Mo	de)			
AD30a	THD	Total Harmonic Distortion		_	-75	dB			
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	—	dB	—		
AD32a	SFDR	Spurious Free Dynamic Range	80	-	_	dB	—		
AD33a	Fnyq	Input Signal Bandwidth	—		250	kHz			
AD34a	ENOB	Effective Number of Bits	11.09	11.3		bits	—		

## TABLE 31-44: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: Injection currents > |0| can affect the ADC results by approximately 4 to 6 counts (i.e., VIH source > (VDD + 0.3V) or VIL source < (Vss – 0.3V).

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended								
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
ADC Accuracy (10-bit Mode) – Measurements with external VREF+/VREF-											
AD20b	Nr	Resolution <sup>(1)</sup>	1(	) data bi	ts	bits					
AD21b	INL	Integral Nonlinearity	-1.5	_	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD23b	Gerr	Gain Error	—	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD24b	EOFF	Offset Error	—	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD25b	—	Monotonicity	—	—		_	Guaranteed				
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with ir	nternal V	VREF+/VREF-				
AD20b	Nr	Resolution <sup>(1)</sup>	1(	) data bi	ts	bits					
AD21b	INL	Integral Nonlinearity	-1	—	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD25b	—	Monotonicity	_		_	-	Guaranteed				
		Dynamic	Performa	nce (10-	bit Mode	e)					
AD30b	THD	Total Harmonic Distortion		—	-64	dB	—				
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	_	dB	_				
AD32b	SFDR	Spurious Free Dynamic Range	72	_	_	dB	_				
AD33b	Fnyq	Input Signal Bandwidth	- 1	_	550	kHz	—				
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits					

## TABLE 31-45: ADC MODULE SPECIFICATIONS (10-BIT MODE)

**Note 1:** Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04




FIGURE 31-27: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 0.00)

АС СНА	ARACTERI	STICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Min Typ Max Units C					
	•	Cloc	k Parame	ters			•		
AD50	TAD	ADC Clock Period	117.6			ns	_		
AD51	tRC	ADC Internal RC Oscillator Period	—	250		ns	_		
		Con	version R	ate			·		
AD55	tCONV	Conversion Time	_	14 Tad		ns	—		
AD56	FCNV	Throughput Rate	—	—	500	Ksps	—		
AD57	TSAMP	Sample Time	3 Tad	_	_	_	—		
		Timir	ng Parame	eters					
AD60	tPCS	Conversion Start from Sample Trigger <sup>(2)</sup>	2 Tad		3 Tad	—	Auto convert trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit <sup>(2)</sup>	2 Tad	_	3 Tad	_	_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) <sup>(2)</sup>		0.5 TAD			—		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(2)</sup>	_	—	20	μs	—		

#### TABLE 31-46: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

**Note 1:** Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

**3:** The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON>='1'). During this time, the ADC result is indeterminate.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04





FIGURE 31-29: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



АС СНИ	ARACTER	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic	Min Typ <sup>(1)</sup> Max Units Conditions							
		Cloc	k Parame	eters						
AD50	TAD	ADC Clock Period	76	_	_	ns	—			
AD51	tRC	ADC Internal RC Oscillator Period		250	_	ns	—			
	Conversion Rate									
AD55	tCONV	Conversion Time	_	12 Tad	_	_	—			
AD56	FCNV	Throughput Rate	_	_	1.1	Msps	—			
AD57	TSAMP	Sample Time	2 Tad	—	—	_	—			
		Timin	g Param	eters						
AD60	tPCS	Conversion Start from Sample Trigger <sup>(1)</sup>	2 Tad		3 Tad		Auto-Convert Trigger not selected			
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit <sup>(1)</sup>	2 Tad	—	3 Tad	_	_			
AD62	tcss	Conversion Completion to Sample Start (ASAM = $1$ ) <sup>(1)</sup>	—	0.5 Tad	_	—	_			
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(1)</sup>	—	—	20	μs	—			

#### TABLE 31-47: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2**: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

**3:** The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON>='1'). During this time, the ADC result is indeterminate.

TABLE 31-48: /	AUDIO DAC MODULE SPECIFICATIONS
----------------	---------------------------------

AC/DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min	Min Typ Max Units		Units	Conditions		
Clock Parameters									
DA01	Vod+	Positive Output Differential Voltage	1	1.15	2	V	Vod+ = VDACH - VDACL See <b>Note 1,2</b>		
DA02	Vod-	Negative Output Differential Voltage	-2	-1.15	-1	V	Vod- = Vdacl - Vdach See <b>Note 1,2</b>		
DA03	Vres	Resolution		16	_	bits	_		
DA04	Gerr	Gain Error	_	3.1	—	%	—		
DA08	FDAC	Clock frequency	—		25.6	MHz	—		
DA09	FSAMP	Sample Rate	0		100	kHz	_		
DA10	FINPUT	Input data frequency	0	_	45	kHz	Sampling frequency = 100 kHz		
DA11	TINIT	Initialization period	1024	—		Clks	Time before first sample		
DA12	SNR	Signal-to-Noise Ratio		61		dB	Sampling frequency = 96 kHz		

Note 1: Measured VDACH and VDACL output with respect to VSS, with 15 μA load and FORM bit (DACxCON<8>) = 0.
 2: This parameter is tested at -40°C ≤ TA ≤+85°C only.

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
300	TRESP	Response Time <sup>(1,2)</sup>	_	150	400	ns		
301	Тмс2о∨	Comparator Mode Change to Output Valid <sup>(1)</sup>	_	_	10	μs	_	

#### TABLE 31-49: COMPARATOR TIMING SPECIFICATIONS

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 31-50: COMPARATOR MODULE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions						
D300	VIOFF	Input Offset Voltage <sup>(1)</sup>	_	±10	—	mV			
D301	VICM	Input Common Mode Voltage <sup>(1)</sup>	0	_	AVDD-1.5V	V	—		
D302	CMRR	Common Mode Rejection Ratio <sup>(1)</sup>	-54		—	dB	—		

**Note 1:** Parameters are characterized but not tested.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

#### TABLE 31-51: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS


			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions					
VR310	TSET	Settling Time <sup>(1)</sup>	_	—	10	μs		

**Note 1:** Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

#### TABLE 31-52: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions						
VRD310	CVRES	Resolution	CVRSRC/24 — CVRSRC/32 LSb —						
VRD311	CVRAA	Absolute Accuracy	— — 0.5 LSb				—		
VRD312	CVRur	Unit Resistor Value (R)	Ω						

#### FIGURE 31-30: PARALLEL SLAVE PORT TIMING DIAGRAM



AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions	
PS1	TdtV2wrH	Data in Valid before $\overline{WR}$ or $\overline{CS}$ Inactive (setup time)	20	_		ns	_	
PS2	TwrH2dtl	WR or CS Inactive to Data-In Invalid (hold time)	20	—	—	ns	_	
PS3	TrdL2dtV	RD and CS to Active Data-Out	—	—	80	ns	_	
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	10	—	30	ns	_	

#### TABLE 31-53: SETTING TIME SPECIFICATIONS


### FIGURE 31-31: PARALLEL MASTER PORT READ TIMING DIAGRAM

	P1 P2 P3 P4 P1 P2 P3 P4 P1 P2
System Clock	
PMA<13:8>	Address
PMD<7:0>	Address <7:0> PM6 - PM7 - 1 - 1
PMRD	PM2 PM3
PMWR PMALL/PMALH	
PMCS1	

IADLE	BLE 31-54: PARALLEL MASTER PORT READ TIMING REQUIREMENTS									
АС СНА	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
PM1	PMALL/PMALH Pulse Width	_	0.5 TCY	_	ns					
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	—	ns	—				
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns	—				
PM5	PMRD Pulse Width	—	0.5 TCY	_	ns	—				
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	150	—	_	ns	—				
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	—	—	5	ns	_				

## TABLE 31-54: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

### FIGURE 31-32: PARALLEL MASTER PORT WRITE TIMING DIAGRAM



AC CHA	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industria $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended							
Param No.	Characteristic	Min	Тур	Мах	Units	Conditions			
PM11	PMWR Pulse Width		0.5 TCY	—	ns	—			
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	es — —		_	ns	_			
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	—	_	ns	_			
PM16	PMCSx Pulse Width	Tcy - 5	—	_	ns	—			

## TABLE 31-55: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

#### TABLE 31-56: DMA READ/WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industr $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extend				
Param No.	Characteristic	Min	Max	Units	Conditions	
DM1	DMA Read/Write Cycle Time	— — 1 Tcy ns —				_

NOTES:

## 32.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between  $-40^{\circ}$ C to  $+150^{\circ}$ C are identical to those shown in **Section 31.0 "Electrical Characteristics"** for operation between  $-40^{\circ}$ C to  $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 31.0 "Electrical Characteristics**" is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

## Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias <sup>(4)</sup>	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(5)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(5)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $V_{DD} \ge 3.0V^{(5)}$	0.3V to 5.6V
Maximum current out of Vss pin	
Maximum current into Vod pin <sup>(2)</sup>	60 mA
Maximum junction temperature	
Maximum current sourced/sunk by any 2x I/O pin <sup>(3)</sup>	2 mA
Maximum current sourced/sunk by any 4x I/O pin <sup>(3)</sup>	4 mA
Maximum current sourced/sunk by any 8x I/O pin <sup>(3)</sup>	
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined <sup>(2)</sup>	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 32-2).
  - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins.
  - 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
  - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

### 32.1 High Temperature DC Characteristics

#### TABLE 32-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS
Characteristic	VDD Range (in Volts)	Temperature Range (in °C)	dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04
	3.0V to 3.6V <sup>(1)</sup>	-40°C to +150°C	20

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized.

#### TABLE 32-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA	-40	—	+150	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	Po	I	PINT + PI/c	)	W
Maximum Allowed Power Dissipation	Pdmax	(TJ - TA)/θJA			W

#### TABLE 32-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	CTERISTIC	S	Standard Operating Conditions: 3.0V to 3.6V           (unless otherwise stated)           Operating temperature           -40°C ≤TA ≤+150°C for High Temperature							
Parameter No.	Symbol	Characteristic	Min Typ Max Units Conditions							
Operating V	Voltage									
HDC10	Supply Voltage									
VDD         —         3.0         3.3         3.6         V         -40°C to +										

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

#### TABLE 32-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	DC CHARACTERISTICS       Standard Operating Conditions: 3.0V to 3.6V         (unless otherwise stated)       Operating temperature         -40°C ≤TA ≤+150°C for High Temperature						
Parameter No.	Typical	Мах	Units	Conditions			
Power-Down (	Current (IPD)						
HDC60e	250	2000	μA	+150°C	3.3V	Base Power-Down Current <sup>(1,3)</sup>	
HDC61c	3	5	μA	+150°C 3.3V Watchdog Timer Current: ∆IwDT <sup>(2,4)</sup>			

**Note 1:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

#### TABLE 32-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARA	CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V           (unless otherwise stated)           Operating temperature         -40°C ≤TA ≤+150°C for High Te						
Parameter Typical <sup>(1)</sup> Max			Doze Ratio	Units	Conditions			
HDC72a	39	45	1:2	mA				
HDC72f	18	25	1:64	mA	+150°C 3.3V 20 MIPS			
HDC72g	18	25	1:128	mA				

**Note 1:** Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

DC CHA	RACTER	ISTICS	<b>Standar</b> (unless Operatir	otherwi	se state	ed)	s: <b>3.0V to 3.6V</b> ≤Ta ≤+150°C for High rature
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - RA2, RA7- RA10, RB10, RB11, RB7, RB4, RC3-RC9	_	_	0.4	V	lo∟ ≤1.8 mA, VDD = 3.3V See <b>Note 1</b>
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	_	_	0.4	V	Io∟ ≤3.6 mA, VDD = 3.3V See <b>Note 1</b>
		<b>Output Low Voltage</b> I/O Pins: 8x Sink Driver Pins - RA3, RA4	_	_	0.4	V	Io∟ ⊴6 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.4	_	_	V	Io∟ ≥ -1.8 mA, VDD = 3.3V See <b>Note 1</b>
DO20 Vo	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.4	_	_	V	Io∟ ≥ -3 mA, Vod = 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA4, RA3	2.4	_	_	V	Io∟ ≥ -6 mA, VDD <b>=</b> 3.3V See <b>Note 1</b>
		Output High Voltage	1.5	_	_		IOH ≥ -1.9 mA, VDD = 3.3V See <b>Note 1</b>
		2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.0	—	_	V	IOH ≥ -1.85 mA, VDD = 3.3V See <b>Note 1</b>
			3.0	_	_		Юн ≥ -1.4 mA, VDD = 3.3V See <b>Note 1</b>
		<b>Output High Voltage</b> 4x Source Driver Pins - RA0,	1.5	_	_		IOH ≥ -3.9 mA, VDD = 3.3V See <b>Note 1</b>
DO20A	Vон1	RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.0	_	_	V	IOH ≥ -3.7 mA, VDD = 3.3V See <b>Note 1</b>
			3.0	_			IOH ≥ -2 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage	1.5	_	_		IOH ≥ -7.5 mA, VDD = 3.3V See <b>Note 1</b>
		8x Source Driver Pins - RA3, RA4	2.0	_	_	V	IOH ≥ -6.8 mA, VDD = 3.3V See <b>Note 1</b>
			3.0				IOH ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>

#### TABLE 32-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Parameters are characterized, but not tested.

## dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

IADLE	TABLE 32-7. DC CHARACTERISTICS. PROGRAM MEMORI										
DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature								
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions								
		Program Flash Memory									
HD130	Eр	Cell Endurance	10,000	_	—	E/W	-40° C to +150° C <sup>(2)</sup>				
HD134	TRETD	Characteristic Retention	20	_	—	Year	1000 E/W cycles or less and no other specifications are violated				

## TABLE 32-7: DC CHARACTERISTICS: PROGRAM MEMORY

**Note 1:** These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is allowed up to 150°C.

#### 32.2 AC Characteristics and Timing Parameters


The information contained in this section defines dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 31.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 31.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

#### TABLE 32-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature -40°C ≤TA ≤+150°C for High Temperature Operating voltage VDD range as described in Table 32-1.						

#### FIGURE 32-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 32-9: PLL CLOCK TIMING SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature							
Param No. Symbol		Characteristic	Min	Conditions					
HOS53	DCLK	CLKO Stability (Jitter) <sup>(1)</sup>	-5	0.5	5	%	Measured over 100 ms period		

Note 1: These parameters are characterized, but are not tested in manufacturing.

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_		ns			

#### TABLE 32-10: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

## TABLE 32-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+150°C for High Temperature								
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions			
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_			
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	—	ns	_			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns	_			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	—	_	ns	_			

**Note 1:** These parameters are characterized but not tested in manufacturing.

#### TABLE 32-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature								
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions			
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	35	ns	—			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	—	ns	_			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	—	—	ns	_			
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2			

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Assumes 50 pF load on all SPIx pins.

#### TABLE 32-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature								
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions			
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	1	35	ns	_			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25			ns				
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25		_	ns	_			
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2			
HSP60	TssL2doV	<u>SDO</u> x Data Output Valid after SSx Edge	_		55	ns	_			

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 32	TABLE 32-14: ADC MODULE SPECIFICATIONS										
AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature							•				
Param No.         Symbol         Characteristic         Min         Typ         Max         Units         Conditions						Conditions					
			Referenc	e Input	s						
HAD08			ADC operating, See <b>Note 1</b> ADC off, See <b>Note 1</b>								

## TABLE 32-14: ADC MODULE SPECIFICATIONS

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

#### TABLE 32-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

-	AC TERISTICS	Standard Operating Co Operating temperature			•		,				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- <sup>(1)</sup>											
HAD20aNrResolution <sup>(3)</sup> 12 data bits						bits	—				
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
HAD23a	Gerr	Gain Error	-2	_	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD24a	EOFF	Offset Error	-3	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with In	ternal V	/REF+/VREF- <sup>(1)</sup>				
HAD20a	Nr	Resolution <sup>(3)</sup>	1	2 data bi	ts	bits					
HAD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD23a	Gerr	Gain Error	2		20	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD24a	EOFF	Offset Error	2	—	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
		Dynamic I	Performa	nce (12	-bit Mode	e) <sup>(2)</sup>					
HAD33a	Fnyq	Input Signal Bandwidth	_	_	200	kHz	_				

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

	AC TERISTICS	Standard Operating Conc Operating temperature							
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
	AD	C Accuracy (10-bit Mode)	– Measu	rements	with Ex	ternal V	REF+/VREF- <sup>(1)</sup>		
HAD20b	HAD20b Nr Resolution <sup>(3)</sup> 10 data bits					bits	_		
HAD21b	INL	Integral Nonlinearity	-3	_	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD23b	Gerr	Gain Error	-5	_	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD24b	EOFF	Offset Error	-1		5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
	AD	C Accuracy (10-bit Mode)	– Measu	rements	s with Int	ernal V	REF+/VREF- <sup>(1)</sup>		
HAD20b	Nr	Resolution <sup>(3)</sup>	1	0 data bi	ts	bits	_		
HAD21b	INL	Integral Nonlinearity	-2		2	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
HAD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
HAD23b	Gerr	Gain Error	-5	_	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
HAD24b	EOFF	Offset Error	-1.5	_	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
		Dynamic Po	erformar	nce (10-b	oit Mode)	(2)			
HAD33b	Fnyq	Input Signal Bandwidth	_	_	400	kHz	_		

## TABLE 32-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

**3:** Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

#### TABLE 32-17: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic Min Typ Max Units Conditions							
		Clock	Parame	ters					
HAD50	Tad	ADC Clock Period <sup>(1)</sup>	147		_	ns	_		
	Conversion Rate								
HAD56	FCNV	Throughput Rate <sup>(1)</sup>	_	_	400	Ksps	_		

Note 1: These parameters are characterized but not tested in manufacturing.

#### TABLE 32-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS


AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
Clock Parameters							
HAD50	Tad	ADC Clock Period <sup>(1)</sup>	104	_	_	ns	—
Conversion Rate							
HAD56	FCNV	Throughput Rate <sup>(1)</sup>	_	—	800	Ksps	—
NI. (	These persenters are characterized but not tested in mean fact wing						

Note 1: These parameters are characterized but not tested in manufacturing.


NOTES:

## 32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS


Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.







VOL - 2x DRIVER PINS








FIGURE 32-5:


© 2007-2012 Microchip Technology Inc









#### FIGURE 32-12: TYPICAL lidle CURRENT @ Vdd = 3.3V, +85°C







#### 33.0 **PACKAGING INFORMATION**

28-Lead SPDIP




28-Lead SOIC (.300")



#### 28-Lead QFN-S



44-Lead QFN



44-Lead TQFP



Example



Example



#### Example



Example



Example

XXXXX XXXXX XXXXX			MICROCHIP dsPIC 33FJ32MC304 -I/PT (e3) 0730235				
Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Yeek code (week of January 1 is week '01') Jphanumeric traceability code Yb-free JEDEC designator for Matte Tin (Sn) Yhis package is Pb-free. The Pb-free JEDEC designator (@3) an be found on the outer packaging for this package.					
Note: If	f the full M	icrochip part number cannot be marked	l on one line, it is carrie	d over to the next			


line, thus limiting the number of available characters for customer-specific information.

© 2007-2012 Microchip Technology Inc.

#### 33.1 Package Details

#### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			INCHES			
Dimer	Dimension Limits		NOM	MAX			
Number of Pins	N	28					
Pitch	е	.100 BSC					
Top to Seating Plane	А	-	-	.200			
Molded Package Thickness	A2	.120	.135	.150			
Base to Seating Plane	A1	.015	-	-			
Shoulder to Shoulder Width	E	.290	.310	.335			
Molded Package Width	E1	.240	.285	.295			
Overall Length	D	1.345	1.365	1.400			
Tip to Seating Plane	L	.110	.130	.150			
Lead Thickness	С	.008	.010	.015			
Upper Lead Width	b1	.040	.050	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	_	-	.430			

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


## 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	MILLMETERS				
Dimensi	Dimension Limits		NOM	MAX	
Number of Pins	f Pins N 28			•	
Pitch	е	1.27 BSC			
Overall Height	Α	—	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Foot Angle Top	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dim	Dimension Limits		NOM	MAX	
Number of Pins	N	28			
Pitch	е	0.65 BSC			
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23	0.38	0.43	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units			MILLIM	ETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
Dim	ension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	А	_	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		ETERS	
	Units		EIERO	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A



**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	_	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	IETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

NOTES:

### APPENDIX A: REVISION HISTORY

### Revision A (August 2007)

Initial release of this document.

#### Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*, which can be obtained from the Microchip web site (www.microchip.com).

The major changes are referenced by their respective section in the following table.

#### TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Note 1 added to all pin diagrams (see "Pin Diagrams") Add External Interrupts column and Note 4 to the "dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Controller Families" table
Section 1.0 "Device Overview"	Updated parameters PMA0, PMA1 and PMD0 through PMPD7 (Table 1-1)
Section 3.0 "Memory Organization"	Updated FAEN bits in Table 4-8
Section 6.0 "Interrupt Controller"	IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx")
	IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx")
	IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx")
Section 7.0 "Direct Memory Access (DMA)"	Updated parameter PMP (see Table 8-1)
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources"
	Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4)
Section 21.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Added Note 2 to Figure 21-3
Section 27.0 "Special Features"	Added Note 2 to Figure 27-1
	Added parameter FICD in Table 27-1
	Added parameters BKBUG, COE, JTAGEN and ICS in Table 27-2
	Added Note after second paragraph in Section 27.2 "On-Chip Voltage Regulator"

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 30-1
	Updated typical values in Thermal Packaging Characteristics in Table 30-3
	Added parameters DI11 and DI12 to Table 30-9
	Updated minimum values for parameters D136 (TRw) and D137 (TPE) and removed typical values in Table 30-12
	Added Extended temperature range to Table 30-13
	Updated Note 2 in Table 30-38
	Updated parameter AD63 and added Note 3 to Table 30-42 and Table 30-43

#### TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

### Revision C (May 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSC0 to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

IABLE A-2: MAJOR SECTION UPDATES	TABLE A-2:	MAJOR SECTION UPDATES
----------------------------------	------------	-----------------------

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see <b>"Pin Diagrams"</b> ).
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
	Vertically extended the X and Y Data Bus lines in the DSP Engine Block Diagram (see Figure 3-3).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-24).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-36).
Section 5.0 "Flash Program Memory"	Updated <b>Section 5.3 "Programming Operations"</b> with programming time formula.
Section 9.0 "Oscillator	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
Configuration"	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of <b>Section 9.1.1</b> "System Clock Sources".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).
Section 10.0 "Power-Saving	Added the following registers:
Features"	PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)
	PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)
	PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)

© 2007-2012 Microchip Technology Inc.

TABLE A-2:	MAJOR SECTION UPDATES (CONTINUE	D)

Section Name	Update Description
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.
	Added paragraph on ADPCFG register default values to <b>Section 11.3</b> "Configuring Analog Port Pins".
	Added Note box regarding PPS functionality with input mapping to <b>Section 11.6.2.1 "Input Mapping"</b> .
Section 18.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 18-2).
Section 20.0 "Universal	Updated the Notes in the UxMODE register (see Register 20-1).
Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 20-2).
Section 21.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 21-1).
Section 22.0 "10-bit/12-bit Analog- to-Digital Converter (ADC1)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 22-1 and Figure 22-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 22-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 22-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 22-8).
Section 23.0 "Audio Digital-to- Analog Converter (DAC)"	Updated the midpoint voltage in the last sentence of the first paragraph.
Analog Converter (DAC)	Updated the voltage swing values in the last sentence of the last paragraph in <b>Section 23.3 "DAC Output Format"</b> .
Section 24.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 24-2).
Section 25.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 25-1).
Section 28.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 28-1).
	Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 28-2).

Section Name	Update Description
Section 31.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 31-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 31-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 31-7).
	Updated Characteristics for I/O Pin Input Specifications (see Table 31-9).
	Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 31-12).
	Added parameter OS42 (Gм) to the External Clock Timing Requirements (see Table 31-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 31-21).
	Removed VOMIN, renamed VOMAX to VO, and updated the Min and Max values in the Audio DAC Module Specifications (see Table 31-44).

### TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

### **Revision D (November 2009)**

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

#### TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Added information on high temperature operation (see " <b>Operating Range:</b> ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2</b> " <b>Open-Drain Configuration</b> ".
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the ADC block diagrams (see Figure 22-1 and Figure 22-2).
Section 23.0 "Audio Digital-to-Analog	Removed last sentence of the first paragraph in the section.
Converter (DAC)"	Added a shaded note to Section 23.2 "DAC Module Operation".
	Updated Figure 23-2: "Audio DAC Output for Ramp Input (Unsigned)".
Section 28.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in <b>Section 28.1 "Configuration Bits"</b> .
	Updated the Device Configuration Register Map (see Table 28-1).
Section 31.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Removed parameters DI26, DI28 and DI29 from the I/O Pin Input Specifications (see Table 31-9).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 31-17).
	Removed Table 31-45: Audio DAC Module Specifications. Original contents were updated and combined with Table 31-44 of the same name.
Section 32.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

### Revision E (January 2011)

This revision includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All instances of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

#### TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	The high temperature end range was updated to +150°C (see <b>"Operating Range:</b> ").
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Updated the title of Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)".
	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up".
	The second paragraph in <b>Section 2.9 "Unused I/Os"</b> was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):
	• TMR1
	• TMR2
	• TMR3
	• TMR4 • TMR5
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
	Added Note 1 to the ACLKCON: Auxiliary Control Register (see Register 9-5).
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 22-1 and Figure 22-2).
Section 28.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 28.1 "Configuration Bits".
	Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 28-2).

Section Name	e Update Description		
Section 31.0 "Electrical Characteristics"	Updated the maximum value for Extended Temperature Devices in the Thermal Operating Conditions (see Table 31-2).		
	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 31-4).		
	Updated all typical and maximum Operating Current (IDD) values (see Table 31-5).		
	Updated all typical and maximum Idle Current (IIDLE) values (see Table 31-6).		
	Updated the maximum Power-Down Current (IPD) values for parameters DC60d, DC60a, and DC60b (see Table 31-7).		
	Updated all typical Doze Current (Idoze) values (see Table 31-8).		
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 31-9).		
	Added Note 2 to the PLL Clock Timing Specifications (see Table 31-17)		
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 31-18).		
	Updated the Internal RC Accuracy minimum and maximum values for parameter F21b (see Table 31-19).		
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 31-20).		
	Updated <i>all</i> SPI specifications (see Table 31-32 through Table 31-39 and Figure 31-14 through Figure 31-21)		
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 31-43).		
	Updated the ADC Module Specifications (12-bit Mode) minimum and maximum values for parameter AD21a (see Table 31-44).		
	Updated all ADC Module Specifications (10-bit Mode) values, with the exception of Dynamic Performance (see Table 31-45).		
	Updated the minimum value for parameter PM6 and the maximum value for parameter PM7 in the Parallel Master Port Read Timing Requirements (see Table 31-54).		
	Added DMA Read/Write Timing Requirements (see Table 31-56).		

#### TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

TABLE A-4:	MAJOR SECTION UPDATES	(CONTINUED)

Section Name	Update Description
Section 32.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 32-2).
	Updated the ADC Module Specifications (12-bit Mode) (see Table 32-14).
	Updated the ADC Module Specifications (10-bit Mode) (see Table 32-15).
"Product Identification System"	Updated the end range temperature value for H (High) devices.

### Revision F (August 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

#### TABLE A-5: MAJOR SECTION UPDATES

Section Name	Update Description	
Section 28.0 "Special Features"	Added Note 3 to the Connections for the On-chip Voltage Regulator diagram (see Figure 28-1).	
Section 31.0 "Electrical Characteristics"	Removed Voltage on VCAP with respect to Vss from the Absolute Maximum Ratings.	
	Removed Note 3 and parameter DC10 (VCORE) from the DC Temperature and Voltage Specifications (see Table 31-4).	
	Updated the Characteristics definition and Conditions for parameter BO10 in the Electrical Characteristics: BOR (see Table 31-11).	
	Added Note 1 to the Internal Voltage Regulator Specifications (see Table 31-13).	

#### **Revision G (April 2012)**

This revision includes typographical and formatting changes throughout the data sheet text.

In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see **Section 9.2** "Oscillator Resources" and **Section 22.4** "ADC Helpful Tips".

All other major changes are referenced by their respective section in the following table.

#### TABLE A-6: MAJOR SECTION UPDATES

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added two new tables: • Crystal Recommendations (see Table 2-1)
	<ul> <li>Resonator Recommendations (see Table 2-2)</li> </ul>
Section 31.0 "Electrical Characteristics"	Updated parameters DO10 and DO20 and removed parameters DO16 and DO26 in the DC Characteristics: I/O Pin Output Specifications (see Table 31-10)

### INDEX

### Α

AC Characteristics	
ADC Module	
ADC Module (10-bit Mode)	
ADC Module (12-bit Mode)	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC11 Register Map	
Alternate Interrupt Vector Table (AIVT)	
Analog-to-Digital Converter	
DMA	
Initialization	
Key Features	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

### В

Barrel Shifter	
Bit-Reversed Addressing	66
Example	67
Implementation	
Sequence Table (16-Entry)	67
Block Diagrams	
16-bit Timer1 Module	195
ADC Module	282, 283
Connections for On-Chip Voltage Regulator	
Device Clock	143, 145
DSP Engine	
dsPIC33FJ32MC302/304, dsPIC33FJ64MCX	
and dsPIC33FJ128MCX02/X04	12
dsPIC33FJ32MC302/304, dsPIC33FJ64MCX	02/X04,
and dsPIC33FJ128MCX02/X04 CPU Co	re 23
ECAN Module	
Input Capture	
Output Compare	
PLL	145
PWM Module	214, 215
Quadrature Encoder Interface	
Reset System	79
Shared Port Structure	163
SPI	
Timer2 (16-bit)	
Timer2/3 (32-bit)	
UART	
Watchdog Timer (WDT)	

### С

C Compilers	
MPLAB C18	354
Clock Switching	153
Enabling	
Sequence	153
Code Examples	
Erasing a Program Memory Page	77
Initiating a Programming Sequence	78
Loading Write Buffers	78
Port Write/Read	164
PWRSAV Instruction Syntax	155
Code Protection	
Comparator Module	
Configuration Bits	
Configuration Register Map	335
Configuring Analog Port Pins	
CPU	

Control Register	26
CPU Clocking System	
PLL Configuration	
Selection	144
Sources	144
Customer Change Notification Service	455
Customer Notification Service	455
Customer Support	455

### D

Data Accumulators and Adder/Subtracter		30
Data Space Write Saturation		
Overflow and Saturation		
Round Logic		
Write Back		
Data Address Space		
Alignment		
Memory Map for dsPIC33FJ128MC202/204 and		57
dsPIC33FJ64MC202/204 Devices		
with 8 KB RAM		39
Memory Map for dsPIC33FJ128MC802/804 and	 I	00
dsPIC33FJ64MC802/804 Devices		
with 16 KB RAM		40
Memory Map for dsPIC33FJ32MC302/304 Devi		
4 KB RAM		
Near Data Space		
Software Stack		
Width		
DC and AC Characteristics		01
Graphs and Tables		425
DC Characteristics		
Doze Current (IDOZE)		
High Temperature		
I/O Pin Input Specifications		
I/O Pin Output Specifications		
Idle Current (IDOZE)		
Idle Current (IDLE)		
Operating Current (IDD)		
Operating MIPS vs. Voltage		
Power-Down Current (IPD)		
Power-down Current (IPD)		
Program Memory		
Temperature and Voltage		
Temperature and Voltage Specifications		
Thermal Operating Conditions		
Development Support		
DMA Module		
DMA Register Map		52
DMAC Registers		
DMAxCNT		
DMAxCON		
DMAxPAD		
DMAxREQ		
DMAxSTA		
DMAxSTB		
Doze Mode		
DSP Engine		
Multiplier		

### Е

ECAN Module	
CiBUFPNT1 register	267
CiBUFPNT2 register	
CiBUFPNT3 register	
CiBUFPNT4 register	
CiCFG1 register	

### dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

CiCFG2 register
CiCTRL1 register
CiCTRL2 register259
CiEC register
CIFCTRL register
CiFEN1 register267
CiFIFO register
CiFMSKSEL1 register
CiFMSKSEL2 register
CiINTE register
CilNTF register
CiRXFnEID register
CiRXFnSID register
5
CiRXFUL1 register
CiRXFUL2 register
CiRXMnEID register273
CiRXMnSID register273
CiRXOVF1 register275
CiRXOVF2 register
CiTRmnCON register
CiVEC register
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)54
ECAN1 Register Map (C1CTRL1.WIN = 0)54
ECAN1 Register Map (C1CTRL1.WIN = 1)55
- · · · · · · · · · · · · · · · · · · ·
Frame Types254
Modes of Operation256
Overview
ECAN Registers
Acceptance Filter Enable Register (CiFEN1)
Acceptance Filter Extended Identifier Register n (CiRXF-
nEID)271
Acceptance Filter Mask Extended Identifier Register n
(CiRXMnEID)
Acceptance Filter Mask Standard Identifier Register n
(CiRXMnSID)
(CiRXMnSID)       273         Acceptance Filter Standard Identifier Register n (CiRXF- nSID)       270         Baud Rate Configuration Register 1 (CiCFG1)       265         Baud Rate Configuration Register 2 (CiCFG2)       266         Control Register 1 (CiCTRL1)       258         Control Register 2 (CiCTRL2)       259         FIFO Control Register (CiFCTRL)       261
(CiRXMnSID)       273         Acceptance Filter Standard Identifier Register n (CiRXF- nSID)       270         Baud Rate Configuration Register 1 (CiCFG1)       265         Baud Rate Configuration Register 2 (CiCFG2)       266         Control Register 1 (CiCTRL1)       258         Control Register 2 (CiCTRL2)       259         FIFO Control Register (CiFCTRL)       261         FIFO Status Register (CiFIFO)       262
(CiRXMnSID)       273         Acceptance Filter Standard Identifier Register n (CiRXF- nSID)       270         Baud Rate Configuration Register 1 (CiCFG1)       265         Baud Rate Configuration Register 2 (CiCFG2)       266         Control Register 1 (CiCTRL1)       258         Control Register 2 (CiCTRL2)       259         FIFO Control Register (CiFCTRL)       261         FIFO Status Register (CiFIFO)       262
(CiRXMnSID)       273         Acceptance Filter Standard Identifier Register n (CiRXF- nSID)       270         Baud Rate Configuration Register 1 (CiCFG1)       265         Baud Rate Configuration Register 2 (CiCFG2)       266         Control Register 1 (CiCTRL1)       258         Control Register 2 (CiCTRL2)       259         FIFO Control Register (CiFCTRL)       261         FIFO Status Register (CiFIFO)       262         Filter 0-3 Buffer Pointer Register (CiBUFPNT1)       267
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiFMSKSEL2).272
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiFMSKSEL2)272Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiFMSKSEL2)272Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiFMSKSEL1)271
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Filter 8-11 Buffer Pointer Register (CiBUFPNT3)268
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Filter 8-11 Buffer Pointer Register (CiBUFPNT3)268
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 15-8 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Filter 8-11 Buffer Pointer Register (CiBUFPNT3)268Interrupt Code Register (CiVEC)260
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 15-8 Mask Selection Register (CiFMSKSEL2)272Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiVEC)260Interrupt Enable Register (CiNTE)264
(CiRXMnSID)       273         Acceptance Filter Standard Identifier Register n (CiRXF- nSID)       270         Baud Rate Configuration Register 1 (CiCFG1)       265         Baud Rate Configuration Register 2 (CiCFG2)       266         Control Register 1 (CiCTRL1)       258         Control Register 2 (CiCTRL2)       259         FIFO Control Register (CiFURL)       261         FIFO Status Register (CiFIFO)       262         Filter 0-3 Buffer Pointer Register (CiBUFPNT1)       267         Filter 12-15 Buffer Pointer Register (CiBUFPNT4)       269         Filter 15-8 Mask Selection Register (CiBUFPNT4)       268         Filter 7-0 Mask Selection Register (CiBUFPNT2)       268         Filter 7-0 Mask Selection Register (CiBUFPNT3)       268         Interrupt Code Register (CiINTE)       260         Interrupt Enable Register (CiINTE)       264         Interrupt Flag Register (CiINTF)       263
(CiRXMnSID)       273         Acceptance Filter Standard Identifier Register n (CiRXF- nSID)       270         Baud Rate Configuration Register 1 (CiCFG1)       265         Baud Rate Configuration Register 2 (CiCFG2)       266         Control Register 1 (CiCTRL1)       258         Control Register 2 (CiCTRL2)       259         FIFO Control Register (CiFURL)       261         FIFO Status Register (CiFIFO)       262         Filter 0-3 Buffer Pointer Register (CiBUFPNT1)       267         Filter 12-15 Buffer Pointer Register (CiBUFPNT4)       269         Filter 15-8 Mask Selection Register (CiBUFPNT4)       268         Filter 7-0 Mask Selection Register (CiBUFPNT2)       268         Filter 7-0 Mask Selection Register (CiBUFPNT3)       268         Interrupt Code Register (CiINTE)       260         Interrupt Enable Register (CiINTE)       264         Interrupt Flag Register (CiINTF)       263
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFURL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 15-8 Mask Selection Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiINTE)260Interrupt Enable Register (CiINTE)264Interrupt Flag Register (CiINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 15-8 Mask Selection Register (CiFMSKSEL2)272Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiNTE)260Interrupt Code Register (CINTE)264Interrupt Flag Register (CINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXFUL2)274
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 12-15 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiVEC)260Interrupt Flag Register (CiINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXFUL2)274Receive Buffer Full Register 2 (CiRXOVF2)275
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiNTE)260Interrupt Flag Register (CINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Overflow Register (CiRXOVF1)275
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiNTE)260Interrupt Flag Register (CINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Overflow Register (CiRXOVF1)275
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 8-11 Buffer Pointer Register (CiBUFPNT3)268Interrupt Code Register (CiINTE)264Interrupt Flag Register (CIINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXFUL2)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Overflow Register (CiRXOVF1)275ECAN Transmit/Receive Error Count Register (CiEC)265
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiINTE)260Interrupt Flag Register (CIINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Buffer Full Register 2 (CiRXOVF1)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 8-11 Buffer Pointer Register (CiBUFPNT3)268Interrupt Code Register (CiINTE)264Interrupt Flag Register (CIINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXFUL2)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Overflow Register (CiRXOVF1)275ECAN Transmit/Receive Error Count Register (CiEC)265
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiNTE)260Interrupt Flag Register (CINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXFUL2)274Receive Buffer Full Register 2 (CiRXOVF2)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 8-11 Buffer Pointer Register (CiBUFPNT3)268Interrupt Code Register (CiINTE)264Interrupt Flag Register (CIINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Buffer Full Register 1 (CiRXFUL2)274Receive Buffer Full Register 2 (CiRXOVF1)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357AC369, 418
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiINTE)264Interrupt Flag Register (CIINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiVEC)260Interrupt Code Register (CiNTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Buffer Full Register 2 (CiRXOVF1)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253Equations253
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiVEC)260Interrupt Code Register (CiNTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Buffer Full Register 2 (CiRXOVF1)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253Equations253
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiINTF)263Receive Buffer Full Register (CIINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253EquationsDevice Operating Frequency144
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 4-7 Buffer Pointer Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiVEC)260Interrupt Code Register (CiNTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Buffer Full Register 2 (CiRXOVF1)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253Equations253
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CICFG1)265Baud Rate Configuration Register 2 (CICFG2)266Control Register 1 (CICTRL1)258Control Register 2 (CICTRL2)259FIFO Control Register (CIFTRL)261FIFO Status Register (CIFIFO)262Filter 0-3 Buffer Pointer Register (CIBUFPNT1)267Filter 12-15 Buffer Pointer Register (CIBUFPNT4)269Filter 15-8 Mask Selection Register (CIBUFPNT2)268Filter 7-0 Mask Selection Register (CIBUFPNT3)268Interrupt Code Register (CINTE)260Interrupt Code Register (CINTE)264Interrupt Flag Register (CINTF)263Receive Buffer Full Register 1 (CIRXFUL1)274Receive Buffer Full Register 2 (CIRXFUL2)274Receive Buffer Full Register 2 (CIRXOVF1)275ECAN Transmit/Receive Error Count Register (CIEC)265ECAN TX/RX Buffer m Control Register (CITRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253EquationsDevice Operating Frequency144Errata9
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 12-15 Buffer Pointer Register (CiBUFPNT4)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiINTF)263Receive Buffer Full Register (CIINTF)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275ECAN Transmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253EquationsDevice Operating Frequency144
(CiRXMnSID)273Acceptance Filter Standard Identifier Register n (CiRXF- nSID)270Baud Rate Configuration Register 1 (CiCFG1)265Baud Rate Configuration Register 2 (CiCFG2)266Control Register 1 (CiCTRL1)258Control Register 2 (CiCTRL2)259FIFO Control Register (CiFCTRL)261FIFO Status Register (CiFIFO)262Filter 0-3 Buffer Pointer Register (CiBUFPNT1)267Filter 12-15 Buffer Pointer Register (CiBUFPNT4)269Filter 15-8 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT2)268Filter 7-0 Mask Selection Register (CiBUFPNT3)268Interrupt Code Register (CiVEC)260Interrupt Code Register (CiNTE)263Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 1 (CiRXFUL1)274Receive Buffer Full Register 2 (CiRXOVF2)275Receive Overflow Register 2 (CiRXOVF1)275ECAN TARSmit/Receive Error Count Register (CiEC)265ECAN TX/RX Buffer m Control Register (CiTRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253EquationsDevice Operating Frequency144Errata9
(CIRXMnSID)273Acceptance Filter Standard Identifier Register n (CIRXF- nSID)270Baud Rate Configuration Register 1 (CICFG1)265Baud Rate Configuration Register 2 (CICFG2)266Control Register 1 (CICTRL1)258Control Register 2 (CICTRL2)259FIFO Control Register (CIFTRL)261FIFO Status Register (CIFIFO)262Filter 0-3 Buffer Pointer Register (CIBUFPNT1)267Filter 12-15 Buffer Pointer Register (CIBUFPNT4)269Filter 15-8 Mask Selection Register (CIBUFPNT2)268Filter 7-0 Mask Selection Register (CIBUFPNT3)268Interrupt Code Register (CINTE)260Interrupt Code Register (CINTE)264Interrupt Flag Register (CINTF)263Receive Buffer Full Register 1 (CIRXFUL1)274Receive Buffer Full Register 2 (CIRXFUL2)274Receive Buffer Full Register 2 (CIRXOVF1)275ECAN Transmit/Receive Error Count Register (CIEC)265ECAN TX/RX Buffer m Control Register (CITRmnCON)276Electrical Characteristics357AC369, 418Enhanced CAN Module253EquationsDevice Operating Frequency144Errata9

Operations74
Programming Algorithm77
RTSP Operation74
Table Instructions73
Flexible Configuration
Н
High Temperature Electrical Characteristics 413
1
•
I/O Ports
Parallel I/O (PIO) 163
Write/Read Timing164
l <sup>2</sup> C
Operating Modes
Registers
In-Circuit Debugger
In-Circuit Emulation 335
In-Circuit Serial Programming (ICSP)
Input Capture
Registers
Input Change Notification
Instruction Addressing Modes
File Register Instructions 63
Fundamental Modes Supported 64
MAC Instructions64
MCU Instructions63
Move and Accumulator Instructions
Other Instructions
Instruction Set
Overview
Summary 345
Instruction-Based Power-Saving Modes 155
Idle
Sleep
Internal RC Oscillator
Use with WDT
Internet Address 455
Interrupt Control and Status Registers
IECx
IFSx
INTCON1
INTCON2
IPCx
Interrupt Setup Procedures
Initialization
Interrupt Disable 130
Interrupt Service Routine 130
Trap Service Routine
Interrupt Vector Table (IVT)
Interrupts Coincident with Power Save Instructions 156
Interrupts Coincident with Power Save Instructions 156 J
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface
Interrupts Coincident with Power Save Instructions 156 J JTAG Boundary Scan Interface

### dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

Operation Example	. 65
Start and End Address	
W Address Register Selection	
Motor Control PWM	213
Motor Control PWM Module	
2-Output Register Map	. 48
6-Output Register Map	. 47
MPLAB ASM30 Assembler, Linker, Librarian	354
MPLAB Integrated Development Environment Software	353
MPLAB PM3 Device Programmer	356
MPLAB REAL ICE In-Circuit Emulator System	355
MPLINK Object Linker/MPLIB Object Librarian	354

### Ν

NVN	l Module	
	Register Map	62
0		

## 

Р
Packaging
Details
Marking
Peripheral Module Disable (PMD) 156
Pinout I/O Descriptions (table)
PMD Module
Register Map62
PORTA
Register Map 60, 61
PORTB
Register Map61
Power-on Reset (POR)
Power-Saving Features 155
Clock Frequency and Switching 155
Program Address Space
Construction68
Data Access from Program Memory Using Program
Space Visibility71
Data Access from Program Memory Using Table Instruc-
tions70
Data Access from, Address Generation
Memory Map 35
Table Read Instructions
TBLRDH70
TBLRDL70
Visibility Operation71
Program Memory
Interrupt Vector
Organization
Reset Vector
Q
-
Quadrature Encoder Interface (QEI)
Quadrature Encoder Interface (QEI) Module
Register Map48
R

n	
Reader Response	456
Register Map	
CRC	60
Dual Comparator	60
Parallel Master/Slave Port	. 59
Real-Time Clock and Calendar	. 60
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)	

AD1CON1 (ADC1 Control 1)	286
AD1CON2 (ADC1 Control 2)	288
AD1CON3 (ADC1 Control 3)	
AD1CON4 (ADC1 Control 4)	
AD1CSSL (ADC1 Input Scan Select Low)	
AD1PCFGL (ADC1 Port Configuration Low)	
CIBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CIBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	259
CiEC (ECAN Transmit/Receive Error Count)	265
CIFCTRL (ECAN FIFO Control)	261
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)	271
272	, .,
CiINTE (ECAN Interrupt Enable)	264
CIINTF (ECAN Interrupt Flag)	204
	203 Idonti
CIRXFnEID (ECAN Acceptance Filter n Extended	
fier)	
CIRXFnSID (ECAN Acceptance Filter n Standard	
fier)	270
CiRXFUL1 (ECAN Receive Buffer Full 1)	
CiRXFUL2 (ECAN Receive Buffer Full 2)	
CiRXMnEID (ECAN Acceptance Filter Mask n Exte	ended
Identifier)	273
CiRXMnSID (ECAN Acceptance Filter Mask n Sta	ndard
Identifier)	
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
CiTRBnSID (ECAN Buffer n Standard Identifier)	
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280	277,
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control)	277, 276
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code)	277, 276 260
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor)	277, 276 260 149
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control)	277, 276 260 149 28, 94
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control)	277, 276 260 149 28, 94 231
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0)	277, 276 260 149 28, 94 231 138
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1)	277, 276 260 149 28, 94 231 138 140
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count)	277, 276 260 149 28, 94 231 138 140 137
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control)	277, 276 260 149 28, 94 231 138 140 137 134
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control)	277, 276 260 149 28, 94 231 138 140 137 134
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Peripheral Address)	277, 276 260 149 28, 94 231 138 138 137 134 137
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAxCON (DMA Channel x Control) DMAxPAD (DMA Channel x Peripheral Address) DMAxREQ (DMA Channel x IRQ Select)	277, 276 260 149 28, 94 231 138 138 137 134 137 135
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAxCON (DMA Channel x Control) DMAxPAD (DMA Channel x Peripheral Address) DMAxREQ (DMA Channel x IRQ Select) DMAxSTA (DMA Channel x RAM Start Address A	277, 276 260 149 28, 94 231 138 140 137 134 135 ). 136
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Controller Status 1) DMAxCNT (DMA Channel x Transfer Count) DMAxCON (DMA Channel x Control) DMAxPAD (DMA Channel x Romster Address) DMAxREQ (DMA Channel x IRQ Select) DMAxSTA (DMA Channel x RAM Start Address A DMAxSTB (DMA Channel x RAM Start Address B	277, 276 260 149 28, 94 231 138 138 137 134 137 135 ). 136 ). 136
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAxCON (DMA Channel x Control) DMAxREQ (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address)	277, 276 260 149 28, 94 231 138 137 134 137 135 ). 136 ). 136 141
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAxCON (DMA Channel x Control) DMAxPAD (DMA Channel x Control) DMAXREQ (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control)	277, 276 260 149 28, 94 231 138 137 137 135 ). 136 ). 136 141 242
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Control) DMAXREQ (DMA Channel x RQ Select) DMAXSTA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask)	277, 276 260 149 28, 94 231 138 138 137 134 135 ). 136 141 242 246
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Control) DMAXREQ (DMA Channel x RQ Select) DMAXSTA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask)	277, 276 260 149 28, 94 231 138 138 140 137 135 ). 136 ). 136 ). 136 141 242 244
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXPAD (DMA Channel x Control) DMAXRAD (DMA Channel x RQ Select) DMAXSTA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) IFS0 (Interrupt Flag Status 0)	277, 276 260 149 28, 94 231 138 138 137 134 135 ). 136 141 242 244 8, 105
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCNT (DMA Channel x Control) DMAXPAD (DMA Channel x Repripheral Address) DMAXSTA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 0)	277, 276 260 149 28, 94 231 138 138 137 134 135 ). 136 ). 136 ). 136 141 242 244 8, 105 0, 107
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCNT (DMA Channel x Control) DMAXPAD (DMA Channel x Repripheral Address) DMAXREQ (DMA Channel x IRQ Select) DMAXSTB (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CXCON (I2Cx Control) I2CXMSK (I2CX Slave Mode Address Mask) IFS0 (Interrupt Flag Status 0)	277, 276 260 149 28, 94 231 138 138 137 134 135 ). 136 ). 136 ). 136 ). 136 141 242 244 8, 105 0, 107 2, 109
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCNT (DMA Channel x Control) DMAXPAD (DMA Channel x RAM Start Address) DMAXFA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CXON (I2Cx Control) I2CXMSK (I2CX Status) IFS0 (Interrupt Flag Status 0)	277, 276 260 149 28, 94 231 138 138 137 134 137 ). 136 ). 136 ). 136 141 242 244 8, 105 0, 107 2, 109 3, 110
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Reg Select) DMAXFEQ (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Status) IFS0 (Interrupt Flag Status 0) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3)	277, 276 260 149 28, 94 231 138 138 137 134 137 135 ). 136 ). 136 141 242 244 8, 105 0, 107 2, 109 3, 110 4, 111
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Real Address) DMAXEQ (DMA Channel x RAM Start Address A DMAXSTA (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) ISO (Interrupt Flag Status 0) IFS0 (Interrupt Flag Status 2)	277, 276 260 149 28, 94 231 138 138 137 137 134 137 135 ). 136 ). 136 ). 136 242 244 8, 105 0, 107 2, 109 3, 110 4, 111 95
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Real Start Address) DMAXFEQ (DMA Channel x RAM Start Address A DMAXSTA (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) IFS0 (Interrupt Flag Status 0) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 3) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2)	277, 276 260 149 28, 94 231 138 138 137 137 134 137 135 ). 136 ). 136 ). 136 244 8, 105 0, 107 2, 109 3, 110 4, 111 95 97
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Control) DMAXEQ (DMA Channel x Respect) DMAXEQ (DMA Channel x RAM Start Address A DMAXSTA (DMA Channel x RAM Start Address A DMAXSTA (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2)	277, 276 260 149 28, 94 231 138 138 137 137 137 135 ). 136 ). 136 ). 136 ). 136 242 8, 105 2, 109 3, 110 4, 111 95 97 129
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Control) DMAXEQ (DMA Channel x Respect) DMAXFAD (DMA Channel x RAM Start Address A DMAXFA (DMA Channel x RAM Start Address A DMAXSTA (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) IFS0 (Interrupt Flag Status 0) IFS1 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS3 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Priority Control 0)	277, 276 260 149 28, 94 231 138 138 137 137 137 135 ). 136 ). 136 ). 136 ). 136 242 8, 105 2, 109 3, 110 4, 111 95 97 129 112
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXCAD (DMA Channel x Repipheral Address) DMAXREQ (DMA Channel x RAM Start Address A DMAXSTA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) ISS0 (Interrupt Flag Status 0)	277, 276 260 149 28, 94 231 138 137 134 137 135 ). 136 ). 136 ). 136 242 244 8, 105 0, 107 2, 109 3, 110 4, 111 97 129 129 129 129
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x RAM Start Address) DMAXFAQ (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS1 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS3 (Interrupt Flag Status 4) IFS3 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1)	277, 276 260 149 28, 94 231 138 137 137 135 ). 136 ). 136 ). 136 ). 136 242 244 8, 105 0, 107 2, 109 3, 110 4, 111 95 129 129 122
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXCAD (DMA Channel x Repipheral Address) DMAXREQ (DMA Channel x RAM Start Address A DMAXSTA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) ISS0 (Interrupt Flag Status 0)	277, 276 260 149 28, 94 231 138 137 137 135 ). 136 ). 136 ). 136 ). 136 242 244 8, 105 0, 107 2, 109 3, 110 4, 111 95 129 129 122
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x RAM Start Address) DMAXFAQ (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS1 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS3 (Interrupt Flag Status 4) IFS3 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1)	277, 276 260 149 28, 94 231 138 137 137 137 137 135 ). 136 141 242 244 8, 105 0, 107 2, 109 3, 110 4, 111 95 129 122 123
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXREQ (DMA Channel x RAM Start Address) DMAXSTA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) IPC0 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1) IPC14 (Interrupt Priority Control 14)	277, 276 260 149 28, 94 231 138 137 137 135 ). 136 137 135 ). 136 141 242 244 8, 105 0, 107 2, 109 3, 110 4, 111 95 129 122 123 122 123 124
CiTRBnSID (ECAN Buffer n Standard Identifier) 278, 280 CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DFLTCON (QEI Control) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXREQ (DMA Channel x RAM Start Address A DMAXSTA (DMA Channel x RAM Start Address A DMAXSTB (DMA Channel x RAM Start Address B DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS3 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Control 2) IPC1 (Interrupt Priority Control 11) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15)	277, 276 260 149 28, 94 231 138 140 137 135 ). 136 135 ). 136 141 242 246 244 8, 105 0, 107 2, 109 3, 110 4, 111 95 129 129 122 123 122 123 124 124 125

© 2007-2012 Microchip Technology Inc.

### dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

IPC18 (Interrupt Priority Control 18) 127, 128
IPC2 (Interrupt Priority Control 2)114
IPC3 (Interrupt Priority Control 3)
IPC4 (Interrupt Priority Control 4)
IPC5 (Interrupt Priority Control 5)
IPC6 (Interrupt Priority Control 6)
IPC0 (Interrupt Priority Control 7)
IPC7 (Interrupt Priority Control 7)
IPC8 (Interrupt Priority Control 8)
IPC9 (Interrupt Priority Control 9) 121
NVMCON (Flash Memory Control)75
NVMKEY (Nonvolatile Memory Key)76
OCxCON (Output Compare x Control)
OSCCON (Oscillator Control) 147
OSCTUN (FRC Oscillator Tuning) 151
P1DC3 (PWM Duty Cycle 3)
PLLFBD (PLL Feedback Divisor)150
PMD1 (Peripheral Module Disable Control Register 1)
158
PMD2 (Peripheral Module Disable Control Register 2)
160 DMD2 (Desistented Markula Disatula Osstatul Desister 2)
PMD3 (Peripheral Module Disable Control Register 3)
161
PWMxCON1 (PWM Control 1)220
PWMxCON2 (PWM Control 2)
PxDC1 (PWM Duty Cycle 1) 226
PxDC2 (PWM Duty Cycle 2) 226
PxDTCON1 (Dead-Time Control 1) 222
PxDTCON2 (Dead-Time Control 2)
PxFLTACON (Fault A Control)
PxOVDCON (Override Control)
PxSECMP (Special Event Compare)
PxTCON (PWM Time Base Control). 217, 300, 301, 302
PxTMR (PWM Timer Count Value)
PxTPER (PWM Time Base Period)218
QEICON (QEI Control)229
RCON (Reset Control)81
SPIxCON1 (SPIx Control 1)236
SPIxCON2 (SPIx Control 2)238
SPIxSTAT (SPIx Status and Control)
SR (CPU Status)
T1CON (Timer1 Control)
TCxCON (Input Capture x Control)
TxCON (Type B Time Base Control)
TyCON (Type C Time Base Control)
UxMODE (UARTx Mode)
UxSTA (UARTx Status and Control)251
Reset
Illegal Opcode79, 87
Trap Conflict
Uninitialized W Register
Reset Sequence
Resets79
S
Serial Peripheral Interface (SPI)
Software Reset Instruction (SWR)
Software Simulator (MPLAB SIM)
Software Stack Pointer, Frame Pointer
CALLL Stack Frame63
Special Features of the CPU
SPI Module
SPI1 Register Map50
Symbols Used in Opcode Descriptions
System Control
Register Map
1.02 Negisier map01, 02
т

AC	
Timer1	195
Timer2/3	199
Timing Characteristics	
CLKO and I/O	372
Timing Diagrams	
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM	1 = 0.
ASAM = 0, SSRC<2:0> = 000)	
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM	
ASAM = 1, SSRC<2:0> = 111,	,
SAMC<4:0> = 00001)	405
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAN	
ASAM = 1, SSRC<2:0> = 111, SAMC<4:	n = 0, n > -
00001)	
12-bit ADC Conversion (ASAM = 0, SSRC<2:0> =	405
	000)
403	~~
Brown-out Situations	
ECAN I/O	
External Clock	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Slave Mode)	397
I2Cx Bus Start/Stop Bits (Master Mode)	395
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	378
Motor Control PWM	380
Motor Control PWM Fault	
OC/PWM	379
Output Compare (OCx)	
QEA/QEB Input	
QEI Module Index Pulse	
Reset, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	373
Timer1, 2, 3 External Clock	
TimerQ (QEI Module) External Clock	
Timing Requirements	
ADC Conversion (10-bit mode)	423
ADC Conversion (12-bit Mode)	
CLKO and I/O	
External Clock	
Input Capture	
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	
SPIX Module Slave Mode (CKE = 0)	420
Timing Specifications	420
	400
10-bit ADC Conversion Requirements	
12-bit ADC Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Motor Control PWM Requirements	
Output Compare Requirements	
PLL Clock	
QEI External Clock Requirements	
QEI Index Pulse Requirements	
Quadrature Decoder Requirements	381
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	
Requirements	
Simple OC/PWM Mode Requirements	
Timer1 External Clock Requirements	
Timer2 External Clock Requirements	376
Timer3 External Clock Requirements	
U	

### UART Module

UART1 Register Map	49
Universal Asynchronous Receiver Transmitter (UART) 2	

Temperature and Voltage Specifications

Using the RCON Status Bits	
ν	
Voltage Regulator (On-Chip)	
W	
Watchdog Time-out Reset (WDTR)	
Watchdog Timer (WDT)	335, 340
Programming Considerations	
WWW Address	455
WWW, On-Line Support	9

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manag Reader Response	er	Total Pages Sent	
From:	-			
	Company Address			
	Telephone: ()		AX: ()	
Applic	ation (optional):			
Would	l you like a reply? <u>Y</u> N			
Devic	e: dsPIC33FJ32MC302/304, dsPIC33FJ128MCX02/X04	dsPIC33FJ64MCX02/X04	and Literature Number: DS70291G	
Quest	ions:			
1. W	hat are the best features of this	document?		
_				
2. How does this document meet your hardware and software development needs?				
_				
3. D	. Do you find the organization of this document easy to follow? If not, why?			
_				
4. W	What additions to the document do you think would enhance the structure and subject?			
_				
5. W	/hat deletions from the documer	could be made without affec	ting the overall usefulness?	
_				
6. Is	Is there any incorrect or misleading information (what and where)?			
_				
7. H	ow would you improve this docu	ment?		

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel Fla	nark mily Size (Kl ag (if app ge	memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	33 =	16-bit Digital Signal Controller
Flash Memory Family:	FJ =	Flash program memory, 3.3V
Product Group:	MC2 = MC3 = MC8 =	
Pin Count:		28-pin 44-pin
Temperature Range:	E =	-40° C to+85° C (Industrial) -40° C to+125° C (Extended) -40° C to+150° C (High)
Package:	SO = ML =	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 300 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP)

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-62076-236-3

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11