

16-bit Digital Signal Controllers (up to 256 KB Flash and 30 KB SRAM) with Advanced Analog

Operating Conditions

- 3.0V to 3.6V, -40°C to +150°C, DC to 20 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 40 MIPS

Core: 16-bit dsPIC33F CPU

- Code-efficient (C and Assembly) architecture
- Two 40-bit wide accumulators
- · Single-cycle (MAC/MPY) with dual data fetch
- Single-cycle mixed-sign MUL plus hardware divide

Clock Management

- ±2% internal oscillator
- · Programmable PLLs and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- · Fast wake-up and start-up

Power Management

- Low-power management modes (Sleep, Idle, Doze)
- · Integrated Power-on Reset and Brown-out Reset
- 2.1 mA/MHz dynamic current (typical)
- 50 µA IPD current (typical)

Advanced Analog Features

- Two ADC modules:
 - Configurable as 10-bit, 1.1 Msps with four S&H or 12-bit, 500 ksps with one S&H
 - 18 analog inputs on 64-pin devices and up to 32 analog inputs on 100-pin devices
- Flexible and independent ADC trigger sources

Timers/Output Compare/Input Capture

- Up to nine 16-bit timers/counters. Can pair up to make four 32-bit timers.
- Eight Output Compare modules configurable as timers/counters
- · Eight Input Capture modules

Communication Interfaces

- Two UART modules (10 Mbps)
- With support for LIN 2.0 protocols and IrDA®
- Two 4-wire SPI modules (15 Mbps)
- Up to two l²C[™] modules (up to 1 Mbaud) with SMBus support
- Up to two Enhanced CAN (ECAN) modules (1 Mbaud) with 2.0B support
- Data Converter Interface (DCI) module with I²S codec support

Input/Output

- Sink/Source up to 10 mA (pin specific) for standard VOH/VOL, up to 16 mA (pin specific) for non-standard VOH1
- 5V-tolerant pins
- · Selectable open drain, pull-ups, and pull-downs
- · Up to 5 mA overvoltage clamp current
- · External interrupts on all I/O pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1 -40°C to +125°C)
- AEC-Q100 REVG (Grade 0 -40°C to +150°C)
- Class B Safety Library, IEC 60730

Debugger Development Support

- · In-circuit and in-application programming
- · Two program and two complex data breakpoints
- IEEE 1149.2-compatible (JTAG) boundary scan
- Trace and run-time watch

Packages

Туре	QFN	TQFP	TQFP	TQFP
Pin Count	64	64	80	100
Contact Lead/Pitch	0.50	0.50	0.50	0.40
I/O Pins	53	53	69	85
Dimensions	9x9x0.9	10x10x1	12x12x1	14x14x1

Note: All dimensions are in millimeters (mm) unless specified.

dsPIC33F PRODUCT FAMILIES

The dsPIC33F General Purpose Family of devices are ideal for a wide variety of 16-bit MCU embedded applications. The controllers with codec interfaces are well-suited for speech and audio processing applications.

The device names, pin counts, memory sizes and peripheral availability of each family are listed below, followed by their pinout diagrams.


dsPIC33F G	General Pur	pose Family	Controllers
------------	-------------	-------------	-------------


Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	16-bit Timer	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	SPI	I²C™	Enhanced CAN™	I/O Pins (Max) ⁽²⁾	Packages
dsPIC33FJ64GP206A	64	64	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT, MR
dsPIC33FJ64GP306A	64	64	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT, MR
dsPIC33FJ64GP310A	100	64	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ64GP706A	64	64	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT, MR
dsPIC33FJ64GP708A	80	64	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ64GP710A	100	64	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128GP206A	64	128	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT, MR
dsPIC33FJ128GP306A	64	128	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT, MR
dsPIC33FJ128GP310A	100	128	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ128GP706A	64	128	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT, MR
dsPIC33FJ128GP708A	80	128	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ128GP710A	100	128	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256GP506A	64	256	16	9	8	8	1	1 ADC, 18 ch	2	2	2	1	53	PT, MR
dsPIC33FJ256GP510A	100	256	16	9	8	8	1	1 ADC, 32 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256GP710A	100	256	30	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT


Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.


2: Maximum I/O pin count includes pins shared by the peripheral functions.


Pin Diagrams
























Pin Diagrams (Continued) 100-Pin TQFP Pins are up to 5V tolerant 0C5/CN13/RD4 IC6/CN19/RD13 AN22/CN22/RA6 AN23/CN23/RA7 OC7/CN15/RD6 OC6/CN14/RD5 OC8/CN16/RD7 CSDO/RG13 CSDI/RG12 CSCK/RG14 AN25/RE1 IC5/RD12 OC4/RD3 OC3/RD2 OC2/RD1 AN27/RE3 AN26/RE2 AN24/RE0 **AN28/RE4** VCAP RG0 RF1 RF0 ۵۵ C 75 Vss COFS/RG15 PGEC2/SOSCO/T1CK/CN0/RC14 74 VDD 2 PGED2/SOSCI/CN1/RC13 73 AN29/RE5 3 OC1/RD0 72 AN30/RE6 4 71 IC4/RD11 AN31/RE7 5 70 IC3/RD10 AN16/T2CK/T7CK/RC1 6 69 IC2/RD9 AN17/T3CK/T6CK/RC2 7 IC1/RD8 AN18/T4CK/T9CK/RC3 8 68 INT4/RA15 67 AN19/T5CK/T8CK/RC4 9 INT3/RA14 SCK2/CN8/RG6 66 10 Vss 65 SDI2/CN9/RG7 11 SDO2/CN10/RG8 OSC2/CLKO/RC15 12 64 MCLR dsPIC33FJ64GP310A 63 OSC1/CLKIN/RC12 13 VDD SS2/CN11/RG9 14 62 dsPIC33FJ128GP310A 15 TDO/RA5 Vss 61 VDD 16 60 TDI/RA4 TMS/RA0 17 SDA2/RA3 59 AN20/INT1/RA12 18 SCL2/RA2 58 AN21/INT2/RA13 19 57 SCL1/RG2 AN5/CN7/RB5 20 56 SDA1/RG3 AN4/CN6/RB4 21 SCK1/INT0/RF6 55 AN3/CN5/RB3 22 SDI1/RF7 54 AN2/SS1/CN4/RB2 23 SDO1/RF8 53 PGEC3/AN1/CN3/RB1 24 52 U1RX/RF2 PGED3/AN0/CN2/RB0 25 51 U1TX/RF3 26 28 29 30 33 32 33 34 35 35 36 33 30 30 30 30 40 4 4 4 4 0 6 4 45 445 440 50 50 Vss C Vbb C IC7/<u>U1CTS</u>/CN20/RD14 VREF+/RA10 C AVDD C AVSS C ANS/RB8 C AN8/RB8 C AN9/RB9 C AN13/RB13 U2RX/CN17/RF4 U2TX/CN18/RF5 AN11/RB11 VREF-/RA9 AN10/RB10 J2RTS/RF13 J2CTS/RF12 TCK/RA1 AN12/RB12 AN15/OCFB/CN12/RB15 PGEC1/AN6/OCFA/RB6 PGED1/AN7/RB7 VSS VDD AN14/RB14






Table of Contents

dsPI	C33F Product Families	2
1.0	Device Overview	19
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	23
3.0	CPU	27
4.0	Memory Organization	39
5.0	Flash Program Memory	77
6.0	Reset	83
7.0	Interrupt Controller	89
8.0	Direct Memory Access (DMA)	135
9.0	Oscillator Configuration	145
10.0	Power-Saving Features	
11.0	I/O Ports	163
12.0	Timer1	
13.0	Timer2/3, Timer4/5, Timer6/7 and Timer8/9	169
14.0	Input Capture	175
	Output Compare	
16.0	Serial Peripheral Interface (SPI)	
17.0	Inter-Integrated Circuit™ (I ² C™)	
18.0		
19.0		
20.0	Data Converter Interface (DCI) Module	
21.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC)	237
22.0	Special Features	
23.0	Instruction Set Summary	
24.0	Development Support	
25.0	Electrical Characteristics	
26.0	High Temperature Electrical Characteristics	
27.0		
	Packaging Information	
	ndix A: Migrating from dsPIC33FJXXXGPX06/X08/X10 Devices to dsPIC33FJXXXGPX06A/X08A/X10A Devices	
Appe	ndix B: Revision History	348
Index	· · · · · · · · · · · · · · · · · · ·	353
	Aicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	er Response	
Prod	uct Identification System	359

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPlC33F/PlC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note: To access the documents listed below, browse to the documentation section of the dsPIC33FJ256GP710A product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 6. "Interrupts" (DS70184)
- Section 7. "Oscillator" (DS70186)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 10. "I/O Ports" (DS70193)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit[™] (I2C[™])" (DS70195)
- Section 20. "Data Converter Interface (DCI)" (DS70288)
- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185)
- Section 22. "Direct Memory Access (DMA)" (DS70182)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)

NOTES:

1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33F/PIC24H Family Reference Manual", which are available from the Microchip web site (www.microchip.com).

This document contains device specific information for the following devices:

- dsPIC33FJ64GP206A
- dsPIC33FJ64GP306A
- dsPIC33FJ64GP310A
- dsPIC33FJ64GP706A
- dsPIC33FJ64GP708A
- dsPIC33FJ64GP710A
- dsPIC33FJ128GP206A
- dsPIC33FJ128GP306A
- dsPIC33FJ128GP310A
- dsPIC33FJ128GP706A
- dsPIC33FJ128GP708A
- dsPIC33FJ128GP710A
- dsPIC33FJ256GP506A
- dsPIC33FJ256GP510A
- dsPIC33FJ256GP710A


The dsPIC33FJXXXGPX06A/X08A/X10A General Purpose Family of device includes devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes).

This feature makes the family suitable for a wide variety of high-performance digital signal control applications. The device is pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows for easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33FJXXXGPX06A/X08A/X10A device family employs a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together provide the dsPIC33FJXXXGPX06A/X08A/X10A Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC33FJXXXGPX06A/X08A/X10A devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33FJXXXGPX06A/X08A/X10A devices.

Figure 1-1 illustrates a general block diagram of the various core and peripheral modules in the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. Table 1-1 provides the functions of the various pins illustrated in the pinout diagrams.



Pin Name	Pin Type	Buffer Type	Description				
AN0-AN31	I	Analog	Analog input channels.				
AVDD	Р	P	Positive supply for analog modules. This pin must be connected at all times.				
AVss	Р	Р	Ground reference for analog modules.				
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Osc mode. Optionally functions as CLKO in RC and EC modes. Always asso with OSC2 pin function.				
CN0-CN23	Ι	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.				
COFS CSCK CSDI CSDO	I/O I/O I O	ST ST ST —	Data Converter Interface frame synchronization pin. Data Converter Interface serial clock input/output pin. Data Converter Interface serial data input pin. Data Converter Interface serial data output pin.				
C1RX		ST	ECAN1 bus receive pin.				
C1TX C2RX C2TX	0 0	ST ST	ECAN1 bus transmit pin. ECAN2 bus receive pin. ECAN2 bus transmit pin.				
PGED1 PGEC1 PGED2 PGEC2 PGED3 PGEC3	I/O I I/O I/O I	ST ST ST ST ST ST	Data I/O pin for programming/debugging communication channel 1. Clock input pin for programming/debugging communication channel 1. Data I/O pin for programming/debugging communication channel 2. Clock input pin for programming/debugging communication channel 2. Data I/O pin for programming/debugging communication channel 3. Clock input pin for programming/debugging communication channel 3.				
IC1-IC8	I	ST	Capture inputs 1 through 8.				
INTO INT1 INT2 INT3 INT4		ST ST ST ST ST	External interrupt 0. External interrupt 1. External interrupt 2. External interrupt 3. External interrupt 4.				
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.				
OCFA OCFB OC1-OC8	 0	ST ST —	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare Fault B input (for Compare Channels 5, 6, 7 and 8). Compare outputs 1 through 8.				
OSC1 OSC2	I I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillato				
RA0-RA7 RA9-RA10 RA12-RA15	I/O I/O I/O	ST ST ST	mode. Optionally functions as CLKO in RC and EC modes. PORTA is a bidirectional I/O port.				
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.				
RC1-RC4 RC12-RC15	I/O I/O	ST ST	PORTC is a bidirectional I/O port.				
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.				
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.				
RF0-RF8 RF12-RF13	I/O I/O	ST ST	PORTF is a bidirectional I/O port.				

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; Analog = Analog input; P = Pow O = Output; I = Input

TABLE 1-1:	PINOU	T I/O DESC	CRIPTIONS (CONTINUED)					
Pin Name	Pin Type	Buffer Type	Description					
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.					
RG6-RG9	I/O	ST						
RG12-RG15	I/O	ST						
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.					
SDI1	I	ST	SPI1 data in.					
SDO1	0		SPI1 data out.					
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.					
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.					
SDI2	I	ST	SPI2 data in.					
SDO2	0		SPI2 data out.					
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.					
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.					
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.					
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.					
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.					
SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.					
SOSCO	0	—	32.768 kHz low-power oscillator crystal output.					
TMS	I	ST	JTAG Test mode select pin.					
TCK	I	ST	JTAG test clock input pin.					
TDI	1	ST	JTAG test data input pin.					
TDO	0	—	JTAG test data output pin.					
T1CK	I	ST	Timer1 external clock input.					
T2CK		ST	Timer2 external clock input.					
T3CK		ST	Timer3 external clock input.					
T4CK		ST	Timer4 external clock input.					
T5CK		ST	Timer5 external clock input.					
T6CK		ST ST	Timer6 external clock input.					
T7CK T8CK		ST	Timer7 external clock input. Timer8 external clock input.					
T9CK		ST	Timer9 external clock input.					
U1CTS U1RTS	I O	ST	UART1 clear to send.					
U1RX		ST	UART1 ready to send. UART1 receive.					
U1TX	0	-	UART1 transmit.					
U2CTS		ST	UART2 clear to send.					
U2RTS	0	_	UART2 ready to send.					
U2RX	Ĭ	ST	UART2 receive.					
U2TX	Ŏ	_	UART2 transmit.					
Vdd	Р		Positive supply for peripheral logic and I/O pins.					
VCAP	Р		CPU logic fiter capacitor connection.					
Vss	Р	—	Ground reference for logic and I/O pins.					
VREF+	I	Analog	Analog voltage reference (high) input.					
VREF-		Analog	Analog voltage reference (low) input.					
Legend: CN	IOS = CMO	S compatible	e input or output; Analog = Analog input; P = Power					

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;

Analog = Analog input; O = Output; P = Power

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F/ PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJXXXGPX06A/ X08A/X10A family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP

(see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")

- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \ \mu$ F to $0.001 \ \mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, $0.1 \ \mu$ F in parallel with $0.001 \ \mu$ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 25.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to Section 22.2 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin


The $\overline{\text{MCLR}}$ pin provides for two specific device functions:

- Device Reset
- · Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the \overline{MCLR} pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



С

Note 1: $R \le 10 \ k\Omega$ is recommended. A suggested starting value is 10 k Ω . Ensure that the MCLR pin VIH and VIL specifications are met.

2: $\underline{R1} \le 470\Omega$ will limit any current flowing into \overline{MCLR} from the external capacitor C, in the event of \overline{MCLR} pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the \overline{MCLR} pin VIH and VIL specifications are met.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICETM.


For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.





2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to \leq 8 MHz for start-up with PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG and ADPCFG2 registers.

The bits in the registers that correspond to the A/D pins that are initialized by ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG and ADPCFG2 registers during initialization of the ADC module.

When ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG and ADPCFG2 registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pins.

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section
 2. "CPU" (DS70204) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJXXXGPX06A/X08A/X10A devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33FJXXXGPX06A/X08A/X10A instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJXXXGPX06A/X08A/X10A is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1. The programmer's model for the dsPIC33FJXXXGPX06A/ X08A/X10A is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own indepen-

dent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space. The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

3.3 Special MCU Features

The dsPIC33FJXXXGPX06A/X08A/X10A features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJXXXGPX06A/X08A/X10A supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit, left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.





FIGURE 3-1: dsPIC33FJXXXGPX06A/X08A/X10A CPU CORE BLOCK DIAGRAM



© 2009-2012 Microchip Technology Inc.

3.4 CPU Control Registers

CPU control registers include:

- SR: CPU Status Register
- CORCON: Core Control Register

REGISTER 3-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	DC
bit 15			•				bit 8
R/W-0 ⁽²⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0>(2)		RA	Ν	OV	Z	С
bit 7			I				bit (
Legend:							
C = Clear only	/ bit	R = Readable	e bit	U = Unimpler	nented bit, read	l as '0'	
S = Set only b	it	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 15	1 = Accumula	ator A Overflov ator A overflowe ator A has not c	ed				
bit 14	1 = Accumula	ator B Overflow ator B overflowe ator B has not c	ed				
bit 13	1 = Accumula	ator A Saturatio ator A is satura ator A is not sat	ted or has be	tus bit ⁽¹⁾ en saturated at	some time		
bit 12	1 = Accumula	ator B Saturatio ator B is satura ator B is not sat	ted or has be	tus bit ⁽¹⁾ en saturated at	some time		
bit 11							
bit 10	 t 10 SAB: SA SB Combined Accumulator 'Sticky' Status bit 1 = Accumulators A or B are saturated or have been saturated at some time in the past 0 = Neither Accumulator A or B are saturated 						
bit 9	 Note: This bit may be read or cleared (not set). Clearing this bit will clear SA and SB. DA: DO Loop Active bit 1 = DO loop in progress 0 = DO loop not in progress 						

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

REGISTER 3-1: SR: CPU STATUS REGISTER

bit 8		DC: MCU ALU Half Carry/Borrow bit
		 1 = A carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred
		 0 = No carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred
bit 7-	5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
		<pre>111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4		RA: REPEAT Loop Active bit
		1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3		N: MCU ALU Negative bit
		1 = Result was negative0 = Result was non-negative (zero or positive)
bit 2		OV: MCU ALU Overflow bit
		This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1		Z: MCU ALU Zero bit
		 1 = An operation which affects the Z bit has set it at some time in the past 0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result)
bit 0		C: MCU ALU Carry/Borrow bit
		 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note	1:	This bit may be read or cleared (not set).
	2:	The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority

- Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
	_	_	US	EDT ⁽¹⁾		DL<2:0>	
bit 15							bit
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3(2)	PSV	RND	IF
bit 7	·			·		· ·	bit
Legend:		C = Clear onl	y bit				
R = Readable	e bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clea	ared	'x = Bit is unk	nown	U = Unimpler	mented bit, rea	d as '0'	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	US: DSP Mul	tiply Unsigned	Signed Contr	ol bit			
	0	ne multiplies a	U U				
	•	ne multiplies a	•	(1)			
bit 11	-	D Loop Termina					
	 1 = Terminate 0 = No effect 	e executing DO	loop at end o	f current loop it	eration		
bit 10-8	DL<2:0>: DO	Loop Nesting I	Level Status b	oits			
	111 = 7 DO lo	ops active					
	•						
	• 001 = 1 DO lo	op active					
	000 = 0 DO lo						
bit 7	SATA: AccA	Saturation Ena	ble bit				
		ator A saturatio					
bit 6		ator A saturatio Saturation Ena					
		ator B saturatio					
		ator B saturatio					
bit 5		-	-	gine Saturation	Enable bit		
		ce write saturat ce write saturat					
bit 4	-	cumulator Satu		Select bit			
		ration (super s					
	0 = 1.31 satu	ration (normal	saturation)				
bit 3		terrupt Priority					
		rupt priority lev rupt priority lev					
bit 2		n Space Visibil					
		space visible ir					
	•	space not visib	•	ce			
bit 1		ng Mode Selec					
	,	onventional) rc (convergent) r	0				
bit 0		Fractional Mul	-				
		ode enabled fo					
	0 = Fractional	l mode enabler	d for DSP mu	Itinly ons			

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

Note 1: This bit will always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXGPX06A/X08A/X10A ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXGPX06A/X08A/X10A CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXGPX06A/X08A/X10A is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.


The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- · Conventional or convergent rounding (RND)
- Automatic saturation on/off for AccA (SATA)
- Automatic saturation on/off for AccB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

Table 3-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

TABLE 3-1:	DSP INSTRUCTIONS
	SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes



3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to 2^{N-1} - 1. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data is -2,147,483,648 (0x8000 0000) range to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518×10^{-5} . In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661×10^{-10} .

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- OA: AccA overflowed into guard bits
- OB: AccB overflowed into guard bits
- SA: AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to Section 7.0 "Interrupt Controller") are set. This allows the user to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and, thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

• Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF), or maximally negative 9.31 value (0x800000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against errone-ous data or unexpected algorithm problems (e.g., gain calculations).

 Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF), or maximally negative 1.31 value (0x008000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).

Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.2.4 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

3.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly, For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and between bit positions 0 to 16 for left shifts.

NOTES:

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3.
 "Data Memory" (DS70202) and Section 4. "Program Memory" (DS70203) in the "dsPIC33F/PIC24H Family Reference Manual", which are available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06A/X08A/X10A architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJXXXGPX06A/X08A/X10A devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space. Memory usage for the dsPIC33FJXXXGPX06A/X08A/X10A of devices is shown in Figure 4-1.

	dsPIC33FJ64GPXXXA	dsPIC33FJ128GPXXXA	dsPIC33FJ256GPXXXA
T I	GOTO Instruction	GOTO Instruction	GOTO Instruction 0x00000 Reset Address 0x00000
	Reset Address	Reset Address	Reset Address
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table 0x0000F
	Reserved	Reserved	Reserved 0x00010
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table 0x00010 0x0001F
User Memory Space	User Program Flash Memory (22K instructions)	User Program Flash Memory (44K instructions)	User Program Flash Memory (88K instructions)
r Memo			0x0157F 0x01580
User	Unimplemented (Read '0's)	Unimplemented (Read '0's)	0x02ABF 0x02ACC
			Unimplemented (Read '0's) 0x7FFFF
/ Space	Reserved	Reserved	Reserved
linory	Device Configuration Registers	Device Configuration Registers	Device Configuration 0xF7FFF Registers 0xF8000
Configuration Memory Space	Reserved	Reserved	Reserved
ļ	DEVID (2)	DEVID (2)	DEVID (2)

FIGURE 4-1: PROGRAM MEMORY FOR dsPIC33FJXXXGPX06A/X08A/X10A DEVICES

© 2009-2012 Microchip Technology Inc.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJXXXGPX06A/X08A/X10A devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJXXXGPX06A/X08A/X10A devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33FJXXXGPX06A/X08A/X10A CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 4-3 through Figure 4-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15>=1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a total of up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJXXXGPX06A/X08A/X10A instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSb of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSb of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJXXXGPX06A/X08A/X10A core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-34.

Note:	The actual set of peripheral features and interrupts varies by the device. Please
	refer to the corresponding device tables and pinout diagrams for device-specific
	information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.





FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06A/X08A/X10A DEVICES WITH 8 KBS RAM

FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06A/X08A/X10A DEVICES WITH 16 KBS RAM






FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06A/X08A/X10A DEVICES WITH 30 KBS RAM

4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJXXXGPX06A/X08A/X10A device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory locations is part of Y data RAM and is in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
WREG0	0000								Working Re	gister 0								XXX
WREG1	0002								Working Re	gister 1								xxx
WREG2	0004								Working Re	gister 2								XXX
WREG3	0006								Working Re	gister 3								xxx
WREG4	8000								Working Re	gister 4								xxx
WREG5	000A								Working Re	gister 5								xxx
WREG6	000C								Working Re	gister 6								XXXX
WREG7	000E								Working Re	gister 7								XXXX
WREG8	0010								Working Re	gister 8								XXXX
WREG9	0012								Working Re	gister 9								XXXX
WREG10	0014								Working Re	gister 10								xxxx
WREG11	0016								Working Re	gister 11								XXXX
WREG12	0018							1	Working Re	gister 12								XXXX
WREG13	001A		Working Register 13 Working Register 14 Working Register 15															XXXX
WREG14	001C		Working Register 14															XXXX
WREG15	001E		Working Register 15 Stack Pointer Limit Register															080
SPLIM	0020		Working Register 15															XXX
ACCAL	0022		Working Register 15 Stack Pointer Limit Register															000
ACCAH	0024							Accum	ulator A High	word Regi	ster							000
ACCAU	0026							Accumu	lator A Uppe	er Word Reg	jister							000
ACCBL	0028							Accum	ulator B Low	Word Regi	ster							0000
ACCBH	002A							Accum	ulator B High	word Regi	ster							0000
ACCBU	002C							Accumu	lator B Uppe	er Word Reg	jister							0000
PCL	002E							Program	Counter Lo	w Word Reg	gister							0000
PCH	0030	_	_	—				_				Progra	m Counter I	High Byte R	Register			0000
TBLPAG	0032	_	_	—				_				Table F	Page Addres	ss Pointer R	Register			0000
PSVPAG	0034	_	_	—				_			Progra	am Memory	Visibility Pa	age Address	s Pointer R	egister		0000
RCOUNT	0036							Repe	at Loop Cou	inter Registe	er							XXXX
DCOUNT	0038								DCOUNT	<15:0>								XXXX
DOSTARTL	003A							DOS	rartl<15:	1>							0	XXXX
DOSTARTH	003C	_	_	—				_			_			DOSTAR	RTH<5:0>			00xx
DOENDL	003E							DOE	NDL<15:1	>							0	XXXX
DOENDH	0040	_	—	—	_	_	_	_		_				DOE	NDH			00xx
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	—		—	US	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	002
MODCON	0046	XMODEN	YMODEN				BWN	1<3:0>			YWM	<3:0>			XWM	<3:0>		000
XMODSRT	0048							Х	(S<15:1>								0	XXXX
XMODEND	004A							Х	(E<15:1>								1	XXXX
YMODSRT	004C							Y	′S<15:1>								0	XXXX
YMODEND	004E						-	Y	′E<15:1>	_			_		-		1	XXXX

TABLE 4-1. CPU CORE REGISTERS MAP

dsPIC33FJXXXGPX06A/X08A/X10A

TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)

	•••••			Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 XB<14:0>														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	XB<14:0> Disable Interrupts Counter Register													All Resets
XBREV	0050	BREN																
DISICNT	0052	—	_						Disable	e Interrupts	Counter R	legister						xxxx
BSRAM	0750	—	—	_	—		—	_	_	—	_	-	—	—	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	—	—	—	_	—	—	—	—	_		—		_	IW_SSR	IR_SSR	RL_SSR	0000
1							.1 .1											

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX10A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	_	_	_	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	—	_	_	_	_	_	_	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX08A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—		_	_		—		_	_		CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_		_	_		_			_		CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX06A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	-		_	_	_	CN21IE	CN20IE		CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	_	_	_	_	-		_	_	_	CN21PUE	CN20PUE		CN18PUE	CN17PUE	CN16PUE	0000

TABLE 4-5:	INTERRUPT CONTROLLER REGISTER MAP
------------	-----------------------------------

IADLE 4	- J.					NEGISI		AI										
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	—	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS2	0088	T6IF	DMA4IF	_	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	008A	_		DMA5IF	DCIIF	DCIEIF	—	_	C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	008C	_		—	—	_	—	_	—	C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF	_	0000
IEC0	0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	—	MI2C1IE	SI2C1IE	0000
IEC2	0098	T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	009A	_		DMA5IE	DCIIE	DCIEIE	—	_	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	009C	_		_	_	_	—	_	_	C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	_	0000
IPC0	00A4	_		T1IP<2:0>	•	_	(OC1IP<2:0)>	-		IC1IP<2:0>		—	II	NT0IP<2:0>	>	4444
IPC1	00A6	_		T2IP<2:0>	•	_	(OC2IP<2:0)>	-		IC2IP<2:0>		—	D	MA0IP<2:0	>	4444
IPC2	00A8	_	ι	J1RXIP<2:)>	_	5	SPI1IP<2:0)>	-		SPI1EIP<2:0	>	—		T3IP<2:0>		4444
IPC3	00AA	—	—	—	—	—	D	MA1IP<2:	0>	—		AD1IP<2:0>	>	—	U	1TXIP<2:0	>	0444
IPC4	00AC	—		CNIP<2:0>	>	—	—	—	—	—		MI2C1IP<2:0)>	—	S	2C1IP<2:0	>	4044
IPC5	00AE	—		IC8IP<2:02	>	—		IC7IP<2:0	>	—		AD2IP<2:0>	>	—	II	VT1IP<2:0>	•	4444
IPC6	00B0	—		T4IP<2:0>	•	—	(OC4IP<2:0)>	—		OC3IP<2:0	>	—	D	MA2IP<2:0	>	4444
IPC7	00B2	_	ι	J2TXIP<2:()>	_	L	J2RXIP<2:	0>	-		INT2IP<2:0	>	—		T5IP<2:0>		4444
IPC8	00B4	—		C1IP<2:0>	>	—	C	C1RXIP<2:	0>	—		SPI2IP<2:0	>	—	SI	PI2EIP<2:0	>	4444
IPC9	00B6	—		IC5IP<2:02	>	—		IC4IP<2:0	>	—		IC3IP<2:0>		—	D	MA3IP<2:0	>	4444
IPC10	00B8	—		OC7IP<2:0	>	—	(OC6IP<2:0)>	—		OC5IP<2:0	>	—	I	C6IP<2:0>		4444
IPC11	00BA	—		T6IP<2:0>	•	—	D	MA4IP<2:	0>	—	—	—	—	—	C)C8IP<2:0>		4404
IPC12	00BC	—		T8IP<2:0>	•	—	N	112C2IP<2:	:0>	—		SI2C2IP<2:0	>	—		T7IP<2:0>		4444
IPC13	00BE	_	C	C2RXIP<2:)>	_	I	NT4IP<2:0)>	_		INT3IP<2:0	>	_		T9IP<2:0>		4444
IPC14	00C0	_	[DCIEIP<2:0)>	_	_	_	_	_	_	—	—	_		C2IP<2:0>		4004
IPC15	00C2		_	_		_	_	_	_			DMA5IP<2:0	>		[OCIIP<2:0>		0044
IPC16	00C4		_	—	_	_		U2EIP<2:0)>	—		U1EIP<2:0>	>	_		—	—	0440
IPC17	00C6		(C2TXIP<2:0)>		C	C1TXIP<2:	0>	—		DMA7IP<2:0	>	_	D	MA6IP<2:0	>	4444
INTTREG	00E0		—	—	_		ILR<	3:0>		_			VE	CNUM<6:0>				0000
Lagrandi						I read as 'o'												

Name Addr Addr Addr Addr TIMR1 0100			Image: Normal and the state of the second															4-6:	TABLE
PR1 0102 Image: PR1 0104 TON - TSDL - - - - - TGATE TCKPS<1.0> - TSYNC TCS - TM2 0106 - TSDL - - - - TGATE TCKPS<1.0> - TSYNC TCS - TMR3 0106 - TSTRP3 PR2 0100 - TSDL - - TRM3 PR3 0100 - TSDL - - PR4 TGATE TCKPS<1.0> T32 - TCS - PR3 0100 - TSIDL - - - - TGATE TCKPS<1.0> T32 - TCS - TM20 0101 TON - TSIDL - - - - TGATE TCKPS<1.0> T32 - TCS - TM20 0110 TON - TSIDL - - - - TGATE TCKPS<1.0> TCS - TCS - - TC	All Resets	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15		
T1CON 0104 TON - TSDL - - - - TGATE TCKPS<1.0> - TSYNC TCS - TMR2 0106 - TImer2 Register - TImer2 Register - TSYNC TCS - TMR3 0108 - - TImer3 Register - <td< td=""><td>0000</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Register</td><td>Timer1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0100</td><td>TMR1</td></td<>	0000								Register	Timer1								0100	TMR1
TMR2 0106 Timer2 Register TMR3 HLD 0108 Timer3 Holding Register (for 32-bit timer operations only) TMR3 010A Timer3 Register PR3 0100 Period Register 2 PR3 0100 Period Register 3 TZCON 0110 TON TCS - TMR4 0110 TON TCS - TMR4 010C - Period Register 3 TZCON 0110 TON TCS - TMR4 0114 Timer5 Holding Register (for 32-bit operations only) TMR5 0118 - TCKPS<1:0> - TCS PR4 011A - TOKPS<1:0> TOKPS<1:0> PR5 011C - TCKPS<1:0> TCS - TMR5 0118 - TCKPS<1:0> TOKPS<1:0> TOKS																			

TABLE 4-6: TIMER REGISTER MAP

IABLE 4	-/. I	NPUT	APIU		JOIER	IVIAP												
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	apture Regist	er							xxxx
IC1CON	0142	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	apture Regist	er							xxxx
IC2CON	0146	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148								Input 3 Ca	apture Regist	er							xxxx
IC3CON	014A	_	- <u>ICSIDL</u> <u>− </u> <u>−</u> <u>−</u> <u>−</u> ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> Input 4 Capture Register														0000	
IC4BUF	014C		Input 4 Capture Register														xxxx	
IC4CON	014E	_															0000	
IC5BUF	0150								Input 5 Ca	apture Regist	er							xxxx
IC5CON	0152	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	apture Regist	er							xxxx
IC6CON	0156	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	apture Regist	er							xxxx
IC7CON	015A	_	_	ICSIDL	_	_		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	apture Regist	er							xxxx
IC8CON	015E	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
Legend:	x = unkno	own value o	on Reset, -	– = unimple	emented, r	ead as '0'.	Reset valu	ies are sho	wn in hexad	decimal.								

TABLE 4-7: INPUT CAPTURE REGISTER MAP

dsPIC33FJXXXGPX06A/X08A/X10A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Ou	tput Compar	e 1 Second	ary Register							xxxx
OC1R	0182								Output Co	ompare 1 Re	egister							xxxx
OC1CON	0184	—	_	OCSIDL	_	_	_	_	_	_	—	—	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Ou	tput Compar	e 2 Second	ary Register							xxxx
OC2R	0188								Output Co	ompare 2 Re	egister							xxxx
OC2CON	018A	—	—	OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Ou	tput Compar	e 3 Second	ary Register							xxxx
OC3R	018E		Output Compare 3 Register - OCSIDL - - - OCFLT OCTSEL OCM<2:0>															xxxx
OC3CON	0190	—																0000
OC4RS	0192		Output Compare 4 Secondary Register															xxxx
OC4R	0194		Output Compare 4 Register															xxxx
OC4CON	0196	—	_	OCSIDL	_	_	—	_		_	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Ou	tput Compar	e 5 Second	ary Register							xxxx
OC5R	019A								Output Co	ompare 5 Re	egister							xxxx
OC5CON	019C	—	—	OCSIDL	—	—	—	—	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Ou	tput Compar	e 6 Second	ary Register							xxxx
OC6R	01A0			_	-				Output Co	ompare 6 Re	egister							xxxx
OC6CON	01A2	—	—	OCSIDL	—	—	—	—	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Ou	tput Compar	e 7 Second	ary Register							xxxx
OC7R	01A6								Output Co	ompare 7 Re	egister							xxxx
OC7CON	01A8	—	—	OCSIDL	—	—	—	—	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC8RS	01AA							Ou	tput Compar	e 8 Second	ary Register							xxxx
OC8R	01AC								Output Co	ompare 8 Re	egister							xxxx
OC8CON	01AE	—	—	OCSIDL	—	—	—	—	_	—	—	—	OCFLT	OCTSEL		OCM<2:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

AUTOUT AANDA DE DEALATED MAD

_ . _ .

4 0

TABLE 4-9: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_		—	—		_	_					Receive	Register				0000
I2C1TRN	0202	—		_	_	_	_	, , , , , , , , , , , , , , , , , , ,										OOFF
I2C1BRG	0204	_	_	_	_	_	_	_				Baud Rat	e Generato	r Register				0000
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	_	_	_	_	_	_					Address	Register					0000
I2C1MSK	020C	_	_	_	_	_	_	Address Mask Register										

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: I2C2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C2RCV	0210	_	_	_	_	_		_	_				Receive	Register				0000	
I2C2TRN	0212	_	_	_	_	_	_	_	— Transmit Register										
I2C2BRG	0214	—		_	—	_		—				Baud Rat	te Generato	r Register				0000	
I2C2CON	0216	I2CEN	-	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000	
I2C2ADD	021A	_	_	_	_	_	_					Address	Register					0000	
I2C2MSK	021C	—	-	_	—	_	-	Address Mask Register											

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_		_	_	_	_	_				UART ⁻	Fransmit Re	gister				xxxx
U1RXREG	0226	_		_	_	_	_	_				UART	Receive Re	gister				0000
U1BRG	0228							Bau	d Rate Ger	nerator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	_	_				UART	Transmit Re	egister				XXXX
U2RXREG	0236	_	_	_	_	_	_	_				UART	Receive Re	egister				0000
U2BRG	0238							Bauc	l Rate Gen	erator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL	_	_	_	_	—	—	SPIROV	_	_	—	—	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	•	PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	_	SPISIDL	_		—		_	_	SPIROV	-	_	—	_	SPITBF	SPIRBF	0000
SPI2CON1	0262	_		_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000

TABLE 4-15: ADC1 REGISTER MAP

				-		-			-	-	-	-			-			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	Buffer 0								xxxx
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	_	AD12B	FOR	VI<1:0>	:	SSRC<2:0>		_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	١	/CFG<2:0>	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_			S	AMC<4:0>						ADCS	6<7:0>				0000
AD1CHS123	0326	_	_		_		CH123N	NB<1:0>	CH123SB				—		CH123N	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_			CI	H0SB<4:0>	>		CH0NA				(CH0SA<4:()>		0000
AD1PCFGH ⁽¹⁾	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH(1)	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_	-	_	_	_	_	_	_	_	_	_	_	_	[DMABL<2:()>	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Not all ANx inputs are available on all devices. See the device pin diagrams for available ANx inputs.

TABLE 4-16: ADC2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data	Buffer 0								xxxx
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM	_	AD12B	FORI	M<1:0>	Ş	SSRC<2:0	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	Ň	VCFG<2:0>	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC	_	_		S	AMC<4:0>						ADC	S<7:0>				0000
AD2CHS123	0366	_	_	_	_	_	CH123N	IB<1:0>	CH123SB	_	_	_	_	_	CH123N	IA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB	_	_	_		CH0S	B<3:0>		CH0NA	_	_	_		CH0S	A<3:0>		0000
Reserved	036A	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	_	_	_	_		_	_	_	_	_	_	_	_		DMABL<2:	0>	0000

TABLE 4-17: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	_			_		AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA0REQ	0382	FORCE	_	_	_	_	_	_	_	_				RQSEL<6:0	>	-	-	0000
DMA0STA	0384	I							S	TA<15:0>								0000
DMA0STB	0386								S	TB<15:0>								0000
DMA0PAD	0388								P	AD<15:0>								0000
DMA0CNT	038A	_	—	_	—	_	_					CN	<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	_	_	—	_	_	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	_	_	—	_	_	_	_	_			l	RQSEL<6:0	>			0000
DMA1STA	0390	STA<15:0>															0000	
DMA1STB	0392	STB<15:0> PAD<15:0>															0000	
DMA1PAD	0394	PAD<15:0>															0000	
DMA1CNT	0396	<u> </u>															0000	
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	—	_	—		—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	—			_	—	_	—				l	RQSEL<6:0	>			0000
DMA2STA	039C								S	TA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0				-			-	Р	AD<15:0>								0000
DMA2CNT	03A2	—	_	—	—	_	_		-			CN	<9:0>	_	-	-		0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	—	AMOD	E<1:0>	-	—	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	_	_	—	—	_	—	—	_				RQSEL<6:0	>			0000
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								Р	AD<15:0>								0000
DMA3CNT	03AE	—	—	—	—	—	—					CN	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	—	—	—	—	—	—	—	—			I	RQSEL<6:0	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								P	AD<15:0>								0000
DMA4CNT	03BA	—	—	—	—	—	—					CN	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	_	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	—	—	—	—	_	—	—	—				RQSEL<6:0	>			0000
DMA5STA	03C0								S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>								0000
DMA5PAD	03C4								Р	AD<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70593D-page 56

TABLE 4	I-17:	DMA	REGIS	TER M	AP (CO	NTINUE	D)											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
DMA5CNT	03C6	_	_	_	_	_	_					CN1	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	—	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	_	_	_	_	—	—	_	_				RQSEL<6:0	>			0000
DMA6STA	03CC								S	TA<15:0>								0000
DMA6STB	03CE		STB<15:0> PAD<15:0>														0000	
DMA6PAD	03D0		PAD<15:0>														0000	
DMA6CNT	03D2	_	_	_	_	_	_					CN1	<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_		_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	—	_	_	_	_		_	_			I	RQSEL<6:0	>			0000
DMA7STA	03D8		•	•	•				S	TA<15:0>	•							0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								P	AD<15:0>								0000
DMA7CNT	03DE	_	_			_	—					CNT	<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	—	_	_	_		LSTCH	1<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4					•			DS	ADR<15:0>		1	1	1		1	1	0000
امعمماه						a abour in												

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-18	8: E	ECAN1 F	REGIST	ER MAP	WHEN	C1CTR	L1.WIN :	= 0 O R	1 FOR	dsPIC33F	-JXXXC	GP506A	/51A0/7	706A/70	8A/710/	A DEV		ONLY			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
C1CTRL1	0400	—	—	CSIDL	ABAT	-	RI	EQOP<2:0	>	OPI	MODE<2:0	>	—	CANCAP	—	—	WIN	0480			
C1CTRL2	0402	_	_	_	_	_	_	_	_	_	_	_		DN	CNT<4:0>			0000			
C1VEC	0404		—	—		F	ILHIT<4:0>			—			IC	CODE<6:0>							
C1FCTRL	0406	C	MABS<2:0	V	—	—	—	—	_	_	—	_		F	SA<4:0>	0000					
C1FIFO	0408	_	_			FBP<	5:0>			_	_			FNRB<	5:0>			0000			
C1INTF	040A		—	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF	0000			
C1INTE	040C		—	_	—	—	—			IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE	0000			
C1EC	040E				TERRCN	NT<7:0>							RERRCNT	[<7:0>				0000			
C1CFG1	0410		—	_	—	—	—			SJW<	1:0>			BRP<5	6:0>			0000			
C1CFG2	0412		WAKFIL	_	—	—	SE	G2PH<2:0)>	SEG2PHTS	SAM	S	EG1PH<2:	:0>	PF	RSEG<2:0	>	0000			
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FFFF				
C1FMSKSEL1	0418	F7MSł	< <1:0>	F6MSł	<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK	<1:0>	F2MSI	< <1:0>	F1MSK	<1:0>	FOMS	< <1:0>	0000			
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSK	<1:0>	F8MS	< <1:0>	0000			
				B																	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 FOR dsPIC33FJXXXGP506A/510A/706A/708A/710A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN5 TX5PRI<1:0> RTREN7 TX7PRI<1:0>			TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C1RXD	0440					Received Data Word xx									xxxx			
C1TXD	0442	Transmit Data Word x											xxxx					

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	tion when V	VIN = x							
C1BUFPNT1	0420		F3BF	<3:0>			F2BF	><3:0>			F1BF	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BF	<3:0>			F6BF	><3:0>			F5BF	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11B	><3:0>			F10B	P<3:0>			F9BF	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15BI	P<3:0>			F14B	P<3:0>			F13BI	P<3:0>			F12BF	°<3:0>		0000
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		—	MIDE	_	EID<	17:16>	xxxx
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>				xxxx
C1RXM1SID	0434				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	xxxx
C1RXM1EID	0436				EID<	15:8>							EID<	7:0>	•			xxxx
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<	17:16>	xxxx
C1RXM2EID	043A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF0SID	0440				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF0EID	0442				EID<	15:8>							EID<	7:0>				xxxx
C1RXF1SID	0444				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF1EID	0446				EID<	15:8>							EID<	7:0>				xxxx
C1RXF2SID	0448				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF2EID	044A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF3SID	044C				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	xxxx
C1RXF3EID	044E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF4SID	0450				SID<	10:3>					SID<2:0>		_	EXIDE		EID<	17:16>	xxxx
C1RXF4EID	0452				EID<	15:8>							EID<	7:0>				xxxx
C1RXF5SID	0454				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF5EID	0456				EID<	15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF6EID	045A				EID<	15:8>							EID<	7:0>		-		xxxx
C1RXF7SID	045C				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF7EID	045E				EID<	15:8>							EID<	7:0>		-		xxxx
C1RXF8SID	0460				SID<	10:3>					SID<2:0>		-	EXIDE	—	EID<	17:16>	xxxx
C1RXF8EID	0462				EID<	15:8>							EID<	7:0>				xxxx
C1RXF9SID	0464				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF9EID	0466				EID<	15:8>							EID<	7:0>				xxxx
C1RXF10SID	0468				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF10EID	046A				EID<	15:8>							EID<	7:0>				xxxx

TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR dsPIC33FJXXXGP506A/510A/706A/708A/710A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	:10:3>			•		SID<2:0>	•	—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF11EID	046E	EID<15:8> EID<												7:0>				xxxx
C1RXF12SID	0470				SID<	:10:3>					SID<2:0>			EXIDE	_	EID<1	7:16>	xxxx
C1RXF12EID	0472				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF13SID	0474				SID<	:10:3>					SID<2:0>		_	EXIDE		EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF14EID	047A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF15SID	047C				SID<	:10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF15EID	047E				EID<	:15:8>							EID<	7:0>				xxxx

dsPIC33FJXXXGPX06A/X08A/X10A

TABLE 4-2	1: E	CAN2 R	EGISTE	R MAP	WHEN (1.WIN =	0 OR 1		dsPIC33F	JXXXC	GP706A	\/708A	/710A D	EVICE	<u>S ONL'</u>	Y	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2CTRL1	0500	_	_	CSIDL	ABAT	_	RI	EQOP<2:0	>	OPN	/IODE<2:0	∧		CANCAP	_	_	WIN	0480
C2CTRL2	0502	_	_	_	_	_	_	—	_	_	_	_		C	NCNT<4:)>		0000
C2VEC	0504	_	_	_											0000			
C2FCTRL	0506	C	MABS<2:0>	>											0000			
C2FIFO	0508	_	_			FBP<5	:0>			_	_			FNRE	3<5:0>			0000
C2INTF	050A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C2INTE	050C	_	_	_	_	_	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C2EC	050E				TERRCN	Γ<7:0>							RERRC	NT<7:0>				0000
C2CFG1	0510	_	_	_	_	_	_	_	_	SJW<1	1:0>			BRP	<5:0>			0000
C2CFG2	0512	_	WAKFIL	_	_	_	SE	G2PH<2:0)>	SEG2PHTS	SAM	SE	EG1PH<2	:0>	P	RSEG<2:0	0>	0000
C2FEN1	0514	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C2FMSKSEL1	0518	F7MSł	<<1:0>	F6MSI	<<1:0>	F5MSk	<1:0>	F4MS	< <1:0>	F3MSK<	<1:0>	F2MSH	<1:0>	F1MS	< <1:0>	F0MS	K<1:0>	0000
C2FMSKSEL2	051A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSł	<<1:0>	F8MS	K<1:0>	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0 FOR dsPIC33FJXXXGP706A/708A/710A DEVICES ONLY **TABLE 4-22:**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							See	definition	when WIN	= x							
C2RXFUL1	0520	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C2RXFUL2	0522	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C2RXOVF1	0528	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF09	RXOVF08	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C2RXOVF2	052A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C2TR01CON	0530	TXEN1	TX ABAT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERR0	TX REQ0	RTREN0	TX0PF	RI<1:0>	0000
C2TR23CON	0532	TXEN3	TX ABAT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PF	RI<1:0>	0000
C2TR45CON	0534	TXEN5	TX ABAT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PF	RI<1:0>	0000
C2TR67CON	0536	TXEN7	TX ABAT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C2RXD	0540								Recieved [Data Word								xxxx
C2TXD	0542								Transmit D	ata Word								xxxx

dsPIC33FJXXXGPX06A/X08A/X10A

TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR dsPIC33FJXXXGP706A/708A/710A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500							Se	e definition	when WIN	= x		-					
	- 051E																	
C2BUFPNT1	0520		F3BF	P<3:0>			F2BF	~ 3:0>			F1BF	<3:0>			F0BF	P<3:0>		0000
C2BUFPNT2	0522		F7BF	P<3:0>			F6BP	°<3:0>			F5BF	><3:0>			F4BF	P<3:0>		0000
C2BUFPNT3	0524		F11B	><3:0>			F10BF	><3:0>			F9BF	><3:0>			F8BF	P<3:0>		0000
C2BUFPNT4	0526		F15B	P<3:0>			F14BF	><3:0>			F13BI	><3:0>			F12B	P<3:0>		0000
C2RXM0SID	0530				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<1	7:16>	xxxx
C2RXM0EID	0532				EID<	15:8>							EID∙	<7:0>				xxxx
C2RXM1SID	0534				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<	7:16>	xxxx
C2RXM1EID	0536				EID<	15:8>							EID	<7:0>				xxxx
C2RXM2SID	0538				SID<	10:3>					SID<2:0>		-	MIDE	—	EID<	7:16>	xxxx
C2RXM2EID	053A				EID<	15:8>							EID	<7:0>				xxxx
C2RXF0SID	0540				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C2RXF0EID	0542				EID<	15:8>							EID	<7:0>				xxxx
C2RXF1SID	0544				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	7:16>	xxxx
C2RXF1EID	0546				EID<	15:8>							EID	<7:0>				xxxx
C2RXF2SID	0548				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	7:16>	xxxx
C2RXF2EID	054A				EID<	15:8>							EID	<7:0>				xxxx
C2RXF3SID	054C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	7:16>	xxxx
C2RXF3EID	054E				EID<	15:8>							EID	<7:0>		r		xxxx
C2RXF4SID	0550				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<'	7:16>	xxxx
C2RXF4EID	0552				EID<								EID	<7:0>		-		XXXX
C2RXF5SID	0554				SID<						SID<2:0>		—	EXIDE	—	EID<'	7:16>	XXXX
C2RXF5EID	0556				EID<								EID	<7:0>				XXXX
C2RXF6SID	0558				SID<						SID<2:0>		—	EXIDE	—	EID<	7:16>	XXXX
C2RXF6EID	055A				EID<								EID	<7:0>				xxxx
C2RXF7SID	055C				SID<						SID<2:0>		-	EXIDE	—	EID<	7:16>	xxxx
C2RXF7EID	055E				EID<								EID	<7:0>				xxxx
C2RXF8SID	0560				SID<						SID<2:0>			EXIDE	—	EID<	7:16>	XXXX
C2RXF8EID	0562				EID<									<7:0>			7.40	XXXX
C2RXF9SID	0564				SID<						SID<2:0>			EXIDE		EID<	7:16>	XXXX
C2RXF9EID	0566				EID<						010 40-0-			<7:0>			7.40	XXXX
C2RXF10SID	0568				SID<						SID<2:0>		—	EXIDE		EID<	7:16>	XXXX

dsPIC33FJXXXGPX06A/X08A/X10A

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2RXF10EID	056A				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF11SID	056C				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<1	7:16>	xxxx
C2RXF11EID	056E				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF12SID	0570				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C2RXF12EID	0572				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF13SID	0574				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C2RXF13EID	0576				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF14SID	0578				SID<	10:3>					SID<2:0>			EXIDE	_	EID<1	7:16>	xxxx
C2RXF14EID	057A				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF15SID	057C				SID<	10:3>					SID<2:0>			EXIDE	_	EID<1	7:16>	xxxx
C2RXF15EID	057E				EID<	15:8>							EID<	<7:0>		•		xxxx

TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR dsPIC33FJXXXGP706A/708A/710A DEVICES ONLY (CONTINUED)

TABLE 4-24: DCI REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
DCICON1	0280	DCIEN	—	DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST		_	—	COFSM1	COFSM0	0000 0000 0000 0000
DCICON2	0282		_	_	_	BLEN1	BLEN0	_		COFSC	6<3:0>		-		V	VS<3:0>		0000 0000 0000 0000
DCICON3	0284		_	_	_						BCG<11	1:0>						0000 0000 0000 0000
DCISTAT	0286		_	_	_	SLOT3	SLOT2	SLOT1	SLOT0	_	_		-	ROV	RFUL	TUNF	TMPTY	0000 0000 0000 0000
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0	0000 0000 0000 0000
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0	0000 0000 0000 0000
RXBUF0	0290							Receive E	Buffer #0 D	ata Regis	ster							0000 0000 0000 0000
RXBUF1	0292							Receive E	Buffer #1 D	ata Regis	ster							0000 0000 0000 0000
RXBUF2	0294							Receive E	Buffer #2 D	ata Regis	ster							0000 0000 0000 0000
RXBUF3	0296							Receive E	Buffer #3 D	ata Regis	ster							0000 0000 0000 0000
TXBUF0	0298							Transmit I	Buffer #0 D	ata Regi	ster							0000 0000 0000 0000
TXBUF1	029A							Transmit I	Buffer #1 D	ata Regi	ster							0000 0000 0000 0000
TXBUF2	029C							Transmit I	Buffer #2 D	ata Regi	ster							0000 0000 0000 0000
TXBUF3	029E	E Transmit Buffer #3 Data Register												0000 0000 0000 0000				

dsPIC33FJXXXGPX06A/X08A/X10A

Legend:

— = unimplemented, read as '0'. Refer to the *"dsPIC33F/PIC24H Family Reference Manual"* for descriptions of register bit fields. Note 1:

TABLE 4-25: PORTA REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	TRISA13	TRISA12	_	TRISA10	TRISA9		TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	F6FF
PORTA	02C2	RA15	RA14	RA13	RA12	_	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	LATA15	LATA14	LATA13	LATA12	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA ⁽²⁾	06C0	ODCA15	ODCA14	_	_	_	_	_		_		ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. Legend:

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-26: PORTB REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02C8	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CA	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-27: PORTC REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12	_	—	—		_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	F01E
PORTC	02CE	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	RC4	RC3	RC2	RC1		xxxx
LATC	02D0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	—	_	LATC4	LATC3	LATC2	LATC1	_	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-28: PORTD REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D2	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02D4	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02D6	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	06D2	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-29: PORTE REGISTER MAP⁽¹⁾

	-	-																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02D8	—	—	—	—	—	_	_	—	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	OOFF
PORTE	02DA	_	_	_	_	_	_	_	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02DC	_	_	_	_	_	_	_	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx

dsPIC33FJXXXGPX06A/X08A/X10A

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-30: PORTF REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	_	_	TRISF13	TRISF12	—	-	_	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0	_	_	RF13	RF12	_	_	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02E2	_	_	LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF	06DE	_	_	ODCF13	ODCF12	_	_	_	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-31: PORTG REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	TRISG15	TRISG14	TRISG13	TRISG12	-	—	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	XXXX
LATG	02E8	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	XXXX
ODCG	06E4	ODCG15	ODCG14	ODCG13	ODCG12	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-32: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	—	_	—	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	xxxxx(1)
OSCCON	0742	_	(COSC<2:0>	>	_	1	NOSC<2:0	>	CLKLOCK	_	LOCK		CF	_	LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI	[DOZE<2:0>	>	DOZEN	F	RCDIV<2:0)>	PLLPOS	T<1:0>	_		F	PLLPRE<4	:0>		3040
PLLFBD	0746	_	—	—		—	_	PLLDIV<8:0>						0030				
OSCTUN	0748	_	-	_	_	_	TUN<5:0>							0000				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

TABLE 4-33: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	—	-	-	—	_	ERASE	_	_	NVMOP<3:0>			0000 (1)	
NVMKEY	0766			_		_	_		_	NVMKEY<7:0>						0000		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-34: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	—	—	DCIMD	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	T9MD	T8MD	T7MD	T6MD	_	_	_	_	_	_	—	-	_	_	I2C2MD	AD2MD	0000

4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJXXXGPX06A/X08A/X10A devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

A PC push during exception processing Note: concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.


Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.





4.3 Instruction Addressing Modes

The addressing modes in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file reg-

ister or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- · Register Direct
- Register Indirect
- Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note:	Not all instructions support all the
	addressing modes given above.
	Individual instructions may support
	different subsets of these addressing
	modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared between both source and
	destination (but typically only used by
	one).

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)

- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not all instructions support all the
	Addressing modes given above.
	Individual instructions may support different subsets of these Addressing
	modes.

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	is only	available	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- · Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will

operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.




FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE

4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7+W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing).
- 2. The BREN bit is set in the XBREV register.
- 3. The addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is only executed for Register Indirect with Pre-Increment or Post-Increment Addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed Addressing should not be enabled
	together. In the event that the user
	attempts to do so, Bit-Reversed Address-
	ing will assume priority when active for the
	X WAGU and X WAGU Modulo Addressing
	will be disabled. However, Modulo
	Addressing will continue to function in the X
	RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN bit (XBREV<15>), a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.




TABLE 4-36: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

Normal Address					Bit-Reversed Address				
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJXXXGPX06A/X08A/X10A architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJXXXGPX06A/X08A/X10A architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 4-37 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-37: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0 PC<22:1>				0	
(Code Execution)			0xx xxxx xxxx xxxx xxxx xxx0				
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>			
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx					
	Configuration	TB	LPAG<7:0>	Data EA<15:0>			
		1xxx xxxx xxxx xxxx xxxx xxxx					
Program Space Visibility	User	0	0 PSVPAG<7		/PAG<7:0> Data EA<14:0> ⁽¹⁾		
(Block Remap/Read)		0	XXXX XXXX		xxx xxxx xxxx xxxx		

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

FIGURE 4-9: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.


• TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'. • TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.




FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION

5.0 FLASH PROGRAM MEMORY

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Familv Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJXXXGPX06A/X08A/X10A device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and

Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





5.2 RTSP Operation

The dsPIC33FJXXXGPX06A/X08A/X10A Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 25-12 illustrates typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 25-12).

EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

The two SFRs that are used to read and write the program Flash memory are:

- NVMCON: Flash Memory Control Register
- NVMKEY: Non-Volatile Memory Key Register

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3** "**Programming Operations**" for further details.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_	—	—	—	_
bit 15							bit
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
0-0	-	0-0	0-0	R/W-0		R/W-0(*) <3:0>(2)	R/W-0
	ERASE		_		INVIVIOP	<3:0>(-)	L:4
bit 7							bit
Legend:		SO = Settable	only bit				
R = Readable	bit	W = Writable	-	U = Unimplen	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15	cleared b 0 = Program	a Flash memor by hardware on or erase opera	ce operation	r erase operatio is complete ete and inactive		on is self-timed	and the bit
bit 14		Enable bit lash program/e ash program/er					
bit 13	1 = An impro automati	cally on any se	erase seque	ence attempt or ne WR bit) pleted normally		s occurred (bit i	s set
bit 12-7	Unimplemen	ted: Read as '	כי				
bit 6	1 = Perform		ation specifie	d by NVMOP<3 ified by NVMOP			
bit 5-4		ted: Read as '	-	-			
bit 3-0	If ERASE = 1 1111 = Memore 1110 = Reserve 1101 = Eraseve 1000 = Eraseve 1011 = Reserve 0011 = No op 0010 = Memore 0001 = No op	ory bulk erase o rved e General Segn e Secure Segm rved peration pry page erase	operation nent ent operation				
	0010 = No op 0001 = Memo	Deration rved peration rved pry word progra peration pry row program	n operation	egister byte			

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 ____ ____ ___ ____ ____ _ bit 15 W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0 NVMKEY<7:0> bit 7 Legend: SO = Settable only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 5-2: NVMKEY: NON-VOLATILE MEMORY KEY REGISTER

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: Key Register (Write Only) bits ____

bit 8

bit 0

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE bit (NVMCON<6>) and the WREN bit (NVMCON<14>).
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	i
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming operations	5
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poi:	nter to the first program memory	y location to be written
;	program memo:	ry selected, and writes enabled	
	MOV	#0x0000, W0	i
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the '	TBLWT instructions to write the	latches
;	0th_program_	word	
	MOV	#LOW_WORD_0, W2	;
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	i
	MOV	#HIGH_BYTE_1, W3	i
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	2nd_program	_word	
	MOV	#LOW_WORD_2, W2	i
	MOV	#HIGH_BYTE_2, W3	i
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program	_word	
	MOV	#LOW_WORD_31, W2	;
	MOV	#HIGH_BYTE_31, W3	;
1		W2, [W0]	; Write PM low word into program latch
1	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
1			

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5 ;	Block all interrupts with priority <7
	i	for next 5 instructions
MOV	#0x55, W0	
MOV	WO, NVMKEY ;	Write the 55 key
MOV	#0xAA, W1 ;	
MOV	W1, NVMKEY ;	Write the AA key
BSET	NVMCON, #WR ;	Start the erase sequence
NOP	;	Insert two NOPs after the
NOP	;	erase command is asserted

6.0 RESET

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section
 8. "Reset" (DS70192) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



REGISTER	6-1: RCON	I: RESET CO	NTROL REC	GISTER ⁽¹⁾			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR	_	_	—	—	_	VREGS ⁽³⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
		Deest Flog bit					
bit 15		Reset Flag bit onflict Reset hat					
		onflict Reset ha		d			
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized	W Access Res	et Flag bit		
	•	•		gal address m	ode or uninitial	ized W registe	er used as ar
		Pointer caused I opcode or unit		Peset has not o	courred		
bit 13-9	-	ited: Read as '			counco		
bit 8	-	age Regulator		na Sleep bit ⁽³⁾			
		Regulator is acti		v .			
	-	Regulator goes		node during SI	еер		
bit 7		nal Reset (MCL					
		Clear (pin) Res Clear (pin) Res					
bit 6		are Reset (Instru					
	1 = A reset	instruction has	been execute	ed			
		instruction has					
bit 5	1 = WDT is e	oftware Enable/	Disable of W	DT bit ⁽²⁾			
	1 = WDT is e 0 = WDT is d						
bit 4	WDTO: Watc	hdog Timer Tin	ne-out Flag bi	t			
		e-out has occur					
		e-out has not or					
bit 3		e-up from Slee as been in Slee	-				
		as not been in Siee					
bit 2		up from Idle Fla	-				
		as in Idle mode					
		as not in Idle m					
bit 1		out Reset Flag					
		out Reset has r					
	of the Reset sta		e set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does not
	use a device Re the FWDTEN Co			rammed) the M	VDT is alwave e	nahled regard	lless of the
	NDTEN bit sottir		is ⊥ (unprogr	ianineu), ine v	v Di is always e	nabieu, regarc	

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

SWDTEN bit setting.
For dsPIC33FJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
 - **3:** For dsPIC33FJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	BOR, POR	_
POR (RCON<0>)	POR	

TABLE 6-1:RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0** "Oscillator Configuration" for further details.

TABLE 6-2:OSCILLATOR SELECTION VSTYPE OF RESET (CLOCKSWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR]

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	See Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	Tstartup + Trst	—	_	3
	ECPLL, FRCPLL	Tstartup + Trst	TLOCK	TFSCM	3, 5, 6
	XT, HS, SOSC	Tstartup + Trst	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	Tstartup + Trst	TOST + TLOCK	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	—	_	3
WDT	Any Clock	Trst	—	—	3
Software	Any Clock	Trst	—	—	3
Illegal Opcode	Any Clock	Trst	—	—	3
Uninitialized W	Any Clock	Trst	—	_	3
Trap Conflict	Any Clock	Trst	—	—	3

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- **3:** TRST = Internal state Reset time (20 μs nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL lock time (20 μs nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- · The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

^{© 2009-2012} Microchip Technology Inc.

NOTES:

7.0 INTERRUPT CONTROLLER

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Interrupts" (DS70184) in the "dsPIC33F/PIC24H Familv Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJXXXGPX06A/X08A/X10A CPU. It has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- · Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- · Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight non-maskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

dsPIC33FJXXXGPX06A/X08A/X10A devices implement up to 67 unique interrupts and five non-maskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJXXXGPX06A/X08A/X10A device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector	-	
	Math Error Trap Vector	-	
	DMA Error Trap Vector	_	
	Reserved	_	
	Reserved		
	Interrupt Vector 0	0x000014	1
	Interrupt Vector 1		
	~	-	
	~	-	
	~	-	
	Interrupt Vector 52	0x00007C	(1)
	Interrupt Vector 53	0x00007E	Interrupt Vector Table (IVT) ⁽¹⁾
ity	Interrupt Vector 54	0x000080	
ion	~		
L L	~		
der	~		
Decreasing Natural Order Priority	Interrupt Vector 116	0x0000FC	
g	Interrupt Vector 117	0x0000FE	1
atui	Reserved	0x000100	
Ž	Reserved	0x000102	
ing	Reserved		
as	Oscillator Fail Trap Vector		
cre	Address Error Trap Vector		
De	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		1
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~	1	
	~	1	
	~	1	Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~		
	~		
	Interrupt Vector 116]	
Ţ	Interrupt Vector 117	0x0001FE	
V	Start of Code	0x000200	

ABLE 7-1	: INTERRUP	T VECTORS		
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Capture 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
20	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013A	INT1 – External Interrupt 1
20	20	0x00003E	0x00013C	ADC2 – ADC 2
30	21	0x000040	0x00013L	IC7 – Input Capture 7
31	22	0x000040	0x000140	IC8 – Input Capture 8
31	23	0x000042	0x000142	DMA2 – DMA Channel 2
33	24	0x000044	0x000144	OC3 – Output Compare 3
33	25			OC4 – Output Compare 4
34	20	0x000048 0x00004A	0x000148 0x00014A	T4 – Timer4
				T5 – Timer5
36 37	28 29	0x00004C 0x00004E	0x00014C 0x00014E	
				INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x00006E	0x00016E	Reserved

0

© 2009-2012 Microchip Technology Inc.

TABLE 7-1:		PT VECTORS (CON	INUED)	
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	DMA4 – DMA Channel 4
55	47	0x000072	0x000172	T6 – Timer6
56	48	0x000074	0x000174	T7 – Timer7
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59	51	0x00007A	0x00017A	T8 – Timer8
60	52	0x00007C	0x00017C	T9 – Timer9
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready
64	56	0x000084	0x000184	C2 – ECAN2 Event
65	57	0x000086	0x000186	Reserved
66	58	0x000088	0x000188	Reserved
67	59	0x00008A	0x00018A	DCIE – DCI Error
68	60	0x00008C	0x00018C	DCID – DCI Transfer Done
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	62	0x000090	0x000190	Reserved
71	63	0x000092	0x000192	Reserved
72	64	0x000094	0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	U2E – UART2 Error
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request
80-125	72-117	0x0000A4-0x0000FE	0x0001A4-0x0001FE	Reserved

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

7.3 Interrupt Control and Status Registers

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level bits (ILR<3:0>) in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32.

SR: CPU STATUS REGISTER⁽¹⁾

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15					•	•	bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0
Legend:							
C = Clear only bit		R = Readable bit		U = Unimplemented bit, read as '0'			
S = Set only bit		W = Writable bit		-n = Value at POR			

x = Bit is unknown

bit 7-5

1' = Bit is set

REGISTER 7-1:

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

'0' = Bit is cleared

- 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** For complete register details, see Register 3-1.
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0	
_	—	_	US	EDT		DL<2:0>		
bit 15				·	•		bit 8	
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0	
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF	
bit 7							bit 0	
Legend:		C = Clear onl	v bit					
R = Readable	bit	W = Writable bit		-n = Value at POR '1' = Bit is se				
0' = Bit is clea	red	'x = Bit is unk	nown	U = Unimplemented bit, read as '0'				
bit 3	1 = CPU inter	terrupt Priority rupt priority lev rupt priority lev	/el is greater t	han 7				

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15				I			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_
bit 7	•	-					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	iown
bit 15		errupt Nesting E					
		t nesting is disat t nesting is enab					
bit 14	-	ccumulator A O		lag bit			
Sit 11		s caused by ove	-	-			
		s not caused by					
bit 13	OVBERR: A	ccumulator B O	verflow Trap I	lag bit			
		s caused by ove					
	-	s not caused by			L		
bit 12		Accumulator A	•	•	•		
	•	s caused by cat s not caused by	•				
bit 11	•	Accumulator B	•				
		s caused by cat	•	•	•		
	-	s not caused by	-		imulator B		
bit 10		cumulator A Ove	-	able bit			
	1 = Trap ove 0 = Trap disa	erflow of Accum abled	ulator A				
bit 9	OVBTE: Acc	cumulator B Ove	erflow Trap Er	able bit			
	1 = Trap ove 0 = Trap disa	erflow of Accum	ulator B				
bit 8	-	tastrophic Overf	low Trap Enal	ole bit			
	1 = Trap on	catastrophic over	-		enabled		
	0 = Trap disa						
bit 7		: Shift Accumula					
		or trap was cau or trap was not	•				
bit 6		vrithmetic Error					
		or trap was cau or trap was not		-			
bit 5		DMA Controlle	-	-			
	-	ntroller error tra					
		ntroller error tra					
bit 4	MATHERR:	Arithmetic Error	Status bit				
		or trap has occu					
	0 = Math err	or trap has not	occurred				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

REGISTER 7	4: INTCON2: INTERRUPT CONTROL REGISTER 2									
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	·				<u> </u>	_			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 14 bit 13-5 bit 4 bit 3	0 = Use stand DISI: DISI In 1 = DISI insti 0 = DISI insti Unimplement INT4EP: Exte 1 = Interrupt of 0 = Interrupt of INT3EP: Exte 1 = Interrupt of	on negative ed on positive edg ernal Interrupt (on negative ed	ector table s bit e octive 0' 4 Edge Detect ge 3 Edge Detect ge	·						
bit 2	INT2EP: Exte	on positive edg rnal Interrupt 2 on negative ed on positive edg	2 Edge Detect ge	Polarity Select	t bit					
bit 1	 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge 									
bit 0	 0 = Interrupt on positive edge INTOEP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge 									

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
pit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INT0IF			
pit 7							bit			
_egend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	Unimplemen	ted: Read as	0'							
bit 14				omplete Interr	upt Flag Status	bit				
		equest has oc equest has no								
bit 13	•	•	Complete Interr	upt Flag Statu	s bit					
	1 = Interrupt r		-	upti lug olutu						
		equest has no								
oit 12			r Interrupt Flag	g Status bit						
	1 = Interrupt r	equest has oc equest has no								
bit 11	-	-		status hit						
		J1RXIF: UART1 Receiver Interrupt Flag Status bit = Interrupt request has occurred								
		equest has no								
bit 10		•	ot Flag Status b	pit						
	•	equest has oc equest has no								
bit 9			pt Flag Status	hit						
		equest has oc		bit						
		equest has no								
bit 8		Interrupt Flag								
	-	1 = Interrupt request has occurred0 = Interrupt request has not occurred								
bit 7	T2IF: Timer2	•								
		request has oc								
		equest has no								
bit 6	OC2IF: Outpu	ut Compare Ch	nannel 2 Interru	upt Flag Status	s bit					
		equest has oc								
hit E	-	equest has no		Tea Statue hit						
bit 5		equest has oc	el 2 Interrupt F	hay Status Dit						
		equest has no								
oit 4	DMA01IF: DN	/IA Channel 0	Data Transfer	Complete Inter	rrupt Flag Statu	s bit				
		equest has oc								
	-	equest has no								
bit 3	T1IF: Timer1	Interrupt Flag equest has oc								
		EDDEST DAS OF								

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

© 2009-2012 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
U2TXIF bit 15	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF bit		
							DIL		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF		
bit 7		!		· · ·		·	bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 15	U2TXIF: UAF	T2 Transmitte	r Interrupt Fla	g Status bit					
		equest has oc equest has no							
bit 14	U2RXIF: UAF	RT2 Receiver I	nterrupt Flag	Status bit					
		request has oc request has no							
bit 13	INT2IF: Exter	nal Interrupt 2	Flag Status b	it					
	•	equest has oc equest has no							
bit 12	T5IF: Timer5	Interrupt Flag	Status bit						
		equest has oc equest has no							
bit 11	T4IF: Timer4	Interrupt Flag	Status bit						
	•	equest has oc equest has no							
bit 10	OC4IF: Outpu	ut Compare Ch	annel 4 Interr	upt Flag Status	bit				
		= Interrupt request has occurred = Interrupt request has not occurred							
bit 9	•	•		upt Flag Status	hit				
bit 5	1 = Interrupt i	equest has oc	curred	upt i lag otatus	bit				
L:1 0	•	request has no				- h'i			
bit 8		request has oc		Complete Inter	rupt Flag Statu	IS DIL			
		equest has no							
bit 7	IC8IF: Input C	Capture Chann	el 8 Interrupt	Flag Status bit					
		equest has oc							
hit C	-	equest has no		Flag Status hit					
bit 6	IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred								
bit 5		•		rupt Elag Statu	- hit				
DIL U		equest has oc	-	rupt Flag Status					
	•	equest has no							
	INT1IF. Exter	nal Interrunt 1	Flag Status b	it					
bit 4		nai interrupt i	i lug oluluo b						

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

- bit 3 CNIF: Input Change Notification Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
T6IF	DMA4IF		OC8IF	OC7IF	OC6IF	OC5IF	IC6IF		
bit 15					•		bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15		Interrupt Flag							
		equest has oc							
bit 11	•	equest has no		amplata Intorr	unt Elea Statua	hit.			
bit 14		equest has oc			upt Flag Status	DIL			
		equest has no							
bit 13	Unimplemen	ted: Read as '	0'						
bit 12	OC8IF: Outpu	ut Compare Ch	annel 8 Interr	upt Flag Status	s bit				
		equest has oc							
L:1 11	•	equest has no		unt Flag Otation	- h:+				
bit 11	•	OC7IF: Output Compare Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred							
	•	equest has no							
bit 10	OC6IF: Outpu	ut Compare Ch	annel 6 Interr	upt Flag Status	s bit				
	•	equest has oc equest has no							
bit 9	•	•		upt Flag Status	s bit				
	-	equest has oc		apt i lag olalat					
		equest has no							
bit 8	-	Capture Chann	-	-lag Status bit					
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 							
bit 7	•	Capture Chann		-lag Status hit					
		equest has oc		lay Status bit					
		equest has no							
bit 6	IC4IF: Input C	Capture Chann	el 4 Interrupt F	Flag Status bit					
	•	equest has oc							
L:1 F	-	equest has no		The Otative hit					
bit 5		Capture Chann request has oc	-	-lag Status bit					
	•	equest has no							
bit 4	DMA3IF: DM	A Channel 3 D	ata Transfer C	Complete Interr	upt Flag Status	bit			
		equest has oc							
L:1 0	-	equest has no		L :4					
bit 3		Event Interrup	-	JIC					
		equest has oc equest has no							

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

REGISTER	7-8: IFS3:	INTERRUPT	FLAG STAT	US REGIST	ER 3							
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0					
_	_	DMA5IF	DCIIF	DCIEIF	_	_	C2IF					
bit 15				·		·	bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF					
bit 7							bit C					
Legend:												
R = Readable	⊇ hit	W = Writable	hit	LI = Unimple	mented bit, read	las '0'						
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr						
bit 15-14	Unimplemen	ted: Read as '	0'									
bit 13	DMA5IF: DM	A Channel 5 D	ata Transfer (Complete Inter	rupt Flag Status	bit						
		request has oc request has no										
bit 12		-										
		DCIIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt	0 = Interrupt request has not occurred										
bit 11	DCIEIF: DCI	DCIEIF: DCI Error Interrupt Flag Status bit										
		request has oc request has no										
bit 10-9	Unimplemen	ted: Read as '	0'									
bit 8	C2IF: ECAN2 Event Interrupt Flag Status bit											
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 7	-	C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit										
	1 = Interrupt	request has oc	curred	enupti lag Ste								
hit G	0 = Interrupt request has not occurred											
bit 6	INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred											
	0 = Interrupt	request has no	t occurred									
bit 5		rnal Interrupt 3	•	it								
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 4	•	-										
		T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred											
bit 3	T8IF: Timer8	Interrupt Flag	Status bit									
		request has oc request has no										
bit 2	MI2C2IF: I2C2 Master Events Interrupt Flag Status bit											
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 1	SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
		request has no										
bit 0	-	Interrupt Flag										
		request has oc										
		request has no										

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
 bit 15							bit			
511 10							Ditt			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
C2TXIF	C1TXIF	DMA7IF	DMA6IF	_	U2EIF	U1EIF	_			
bit 7							bit (
Legend:										
R = Readabl	o hit	W = Writable	hit	II – Unimplor	montod bit road					
-n = Value at				U = Unimplemented bit, read		x = Bit is unknown				
	FUK	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-8	Unimplomo	atadı Dood oo '	0'							
bit 7	Unimplemented: Read as '0'									
	C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 5	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 3	Unimplemented: Read as '0'									
bit 2	U2EIF: UART2 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 1	U1EIF: UART1 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt	request has no nted: Read as '	t occurred							

				DAM 0							
U-0	R/W-0 DMA1IE	R/W-0 AD1IE	R/W-0 U1TXIE	R/W-0	R/W-0 SPI1IE	R/W-0 SPI1EIE	R/W-0 T3IE				
 bit 15	DIVIATIE	ADTIE	UTIALE	UIRAIE	SFILE	SFILLE	isi⊑ bit				
							Dit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE				
oit 7		1		1			bi				
_egend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'					
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
			_								
bit 15	-	ented: Read as '									
pit 14		MA Channel 1 D		Complete Interru	upt Enable bit						
		ot request enable ot request not ena									
pit 13	•	•		rupt Enable bit							
		AD1IE: ADC1 Conversion Complete Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrup	0 = Interrupt request not enabled									
oit 12		U1TXIE: UART1 Transmitter Interrupt Enable bit									
		 Interrupt request enabled Interrupt request not enabled 									
pit 11	-	0 = Interrupt request not enabled U1RXIE: UART1 Receiver Interrupt Enable bit									
		1 = Interrupt request enabled									
		0 = Interrupt request not enabled									
pit 10	SPI1IE: SP	SPI1IE: SPI1 Event Interrupt Enable bit									
		1 = Interrupt request enabled									
	-	0 = Interrupt request not enabled									
bit 9		SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled									
		1 = Interrupt request enabled 0 = Interrupt request not enabled									
oit 8	T3IE: Time	T3IE: Timer3 Interrupt Enable bit									
	1 = Interrup	1 = Interrupt request enabled									
	•	0 = Interrupt request not enabled									
pit 7		T2IE: Timer2 Interrupt Enable bit									
	 Interrupt request enabled Interrupt request not enabled 										
oit 6	OC2IE: Output Compare Channel 2 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 5	IC2IE: Input Capture Channel 2 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 4		DMA0IE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled									
		0 = Interrupt request not enabled									
bit 3	-	r1 Interrupt Enab									
		-									
		ot request enable ot request not ena									

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

REGISTER	7-11: IEC1:	INTERRUPT	ENABLE C		GISTER 1						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
IC8IE	IC7IE	AD2IE	INT1IE	CNIE		MI2C1IE	SI2C1IE				
bit 7	IONE	, (021C		ONIE		WIL20 HE	bit				
Legend:											
R = Readable	> hit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'					
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unknown					
ii valao at											
bit 15	U2TXIE: UAF	RT2 Transmitte	r Interrupt Ena	able bit							
		U2TXIE: UART2 Transmitter Interrupt Enable bit 1 = Interrupt request enabled									
		0 = Interrupt request not enabled									
bit 14	U2RXIE: UART2 Receiver Interrupt Enable bit										
		request enable request not en									
bit 13	INT2IE: External Interrupt 2 Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
oit 12	T5IE: Timer5 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 11	T4IE: Timer4 Interrupt Enable bit										
		request enable request not en									
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit										
	1 = Interrupt request enabled0 = Interrupt request not enabled										
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit										
		request enable request not en									
bit 8	DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit										
		request enable request not en									
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 6	IC7IE: Input Capture Channel 7 Interrupt Enable bit										
	1 = Interrupt request enabled0 = Interrupt request not enabled										
bit 5	AD2IE: ADC2 Conversion Complete Interrupt Enable bit										
	1 = Interrupt request enabled										
	-	request not en									
bit 4		rnal Interrupt 1									
		request enable request not en									

C1. INTERRUPT ENABLE CONTROL REGISTER 1 10

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 CNIE: Input Change Notification Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

U-0 R/W-0 IC3IE W = Writable '1' = Bit is se '1' = B	le bit d abled pata Transfer C d abled 0' nannel 8 Intern d abled nannel 7 Intern d abled nannel 6 Intern d	'0' = Bit is cle		R/W-0 OC5IE R/W-0 SPI2IE as '0' x = Bit is unkr	R/W-0 IC6IE bit R/W-0 SPI2EIE bit
IC3IE W = Writable '1' = Bit is se '1' = Bit is se r6 Interrupt Enable ot request not en ot request enable ot request enable ot request not en tput Compare Cl ot request not en tput Compare Cl ot request not en tput Compare Cl ot request enable	R/W-0 DMA3IE bit d abled abled o' aannel 8 Interro d abled nannel 7 Interro d abled nannel 7 Interro d abled nannel 6 Interro d	R/W-0 C1IE U = Unimpler '0' = Bit is cle Complete Interr upt Enable bit	R/W-0 C1RXIE mented bit, read ared	R/W-0 SPI2IE as '0'	R/W-0 SPI2EIE bit
IC3IE W = Writable '1' = Bit is se '1' = Bit is se r6 Interrupt Enable ot request not en ot request enable ot request enable ot request not en tput Compare Cl ot request not en tput Compare Cl ot request not en tput Compare Cl ot request enable	DMA3IE bit d abled bata Transfer C d abled 0' nannel 8 Interro d abled nannel 7 Interro d abled nannel 6 Interro d	C1IE U = Unimpler '0' = Bit is cle Complete Interr upt Enable bit upt Enable bit	C1RXIE nented bit, read ared	SPI2IE as '0'	R/W-0 SPI2EIE bi
IC3IE W = Writable '1' = Bit is se '1' = Bit is se r6 Interrupt Enable ot request not en ot request enable ot request enable ot request not en tput Compare Cl ot request not en tput Compare Cl ot request not en tput Compare Cl ot request enable	DMA3IE bit d abled bata Transfer C d abled 0' nannel 8 Interro d abled nannel 7 Interro d abled nannel 6 Interro d	C1IE U = Unimpler '0' = Bit is cle Complete Interr upt Enable bit upt Enable bit	C1RXIE nented bit, read ared	SPI2IE as '0'	SPI2EIE bit
IC3IE W = Writable '1' = Bit is se '1' = Bit is se r6 Interrupt Enable ot request not en ot request enable ot request enable ot request not en tput Compare Cl ot request not en tput Compare Cl ot request not en tput Compare Cl ot request enable	DMA3IE bit d abled bata Transfer C d abled 0' nannel 8 Interro d abled nannel 7 Interro d abled nannel 6 Interro d	C1IE U = Unimpler '0' = Bit is cle Complete Interr upt Enable bit upt Enable bit	C1RXIE nented bit, read ared	SPI2IE as '0'	SPI2EIE bit
W = Writable '1' = Bit is se '1' = Bit is se r6 Interrupt Enable ot request enable ot request not en- ented: Read as tput Compare Ch ot request enable ot request enable	bit bit d abled vata Transfer C d abled 0' nannel 8 Intern d abled nannel 7 Intern d abled nannel 6 Intern d	U = Unimpler '0' = Bit is cle Complete Interr upt Enable bit upt Enable bit	nented bit, read ared	as '0'	bi
'1' = Bit is se r6 Interrupt Enable of request enable of request not en- of request enable of request not en- tput Compare Ch of request not en- tput Compare Ch of request enable of request enable	le bit d abled pata Transfer C d abled 0' nannel 8 Intern d abled nannel 7 Intern d abled nannel 6 Intern d	'0' = Bit is cle	ared		nown
'1' = Bit is se r6 Interrupt Enable of request enable of request not en- of request enable of request not en- tput Compare Ch of request not en- tput Compare Ch of request enable of request enable	le bit d abled pata Transfer C d abled 0' nannel 8 Intern d abled nannel 7 Intern d abled nannel 6 Intern d	'0' = Bit is cle	ared		nown
'1' = Bit is se r6 Interrupt Enable of request enable of request not en- of request enable of request not en- tput Compare Ch of request not en- tput Compare Ch of request enable of request enable	le bit d abled pata Transfer C d abled 0' nannel 8 Intern d abled nannel 7 Intern d abled nannel 6 Intern d	'0' = Bit is cle	ared		nown
r6 Interrupt Enable of request enable of request not en- OMA Channel 4 E of request enable of request enable of request enable of request enable of request enable of request enable of request not en- tput Compare Ch of request not en- tput Compare Ch of request not en-	le bit d abled pata Transfer C d abled o' nannel 8 Interro d abled nannel 7 Interro d abled nannel 6 Interro d	Complete Interr upt Enable bit upt Enable bit		x = Bit is unkr	nown
ot request enable of request not en MA Channel 4 E ot request enable ot request enable ot request not en tput Compare Ch ot request enable of request not en tput Compare Ch ot request enable ot request not en tput Compare Ch ot request not en tput Compare Ch ot request not en	d abled vata Transfer C d abled o' nannel 8 Intern d abled nannel 7 Intern d abled nannel 6 Intern d	upt Enable bit upt Enable bit	rupt Enable bit		
ot request enable of request not en MA Channel 4 E ot request enable ot request enable ot request not en tput Compare Ch ot request enable of request not en tput Compare Ch ot request enable ot request not en tput Compare Ch ot request not en tput Compare Ch ot request not en	d abled vata Transfer C d abled o' nannel 8 Intern d abled nannel 7 Intern d abled nannel 6 Intern d	upt Enable bit upt Enable bit	upt Enable bit		
ot request not en MA Channel 4 E ot request enable ot request not en ented: Read as tput Compare Ch ot request enable ot request not en tput Compare Ch ot request enable ot request not en tput Compare Ch ot request enable	abled pata Transfer C d abled o' nannel 8 Interro d abled nannel 7 Interro d abled nannel 6 Interro d	upt Enable bit upt Enable bit	upt Enable bit		
ot request enable of request not en- ented: Read as tput Compare Ch of request enable of request not en- tput Compare Ch of request enable of request not en- tput Compare Ch of request enable	d abled o' nannel 8 Intern d abled nannel 7 Intern d abled nannel 6 Intern d	upt Enable bit upt Enable bit	upt Enable bit		
ot request not en ented: Read as tput Compare Cl ot request enable ot request not en tput Compare Cl ot request enable ot request not en tput Compare Cl ot request enable	abled o' hannel 8 Interri d abled hannel 7 Interri d abled hannel 6 Interri d	upt Enable bit			
ented: Read as tput Compare Cl ot request enable ot request not en tput Compare Cl ot request enable ot request not en tput Compare Cl ot request enable	0' hannel 8 Intern d abled hannel 7 Intern d abled hannel 6 Intern d	upt Enable bit			
tput Compare Cl of request enable of request not en- tput Compare Cl of request enable of request not en- tput Compare Cl of request enable	nannel 8 Interro d abled nannel 7 Interro d abled nannel 6 Interro d	upt Enable bit			
ot request enable of request not en tput Compare Cl ot request enable ot request not en tput Compare Cl ot request enable	d abled nannel 7 Interro d abled nannel 6 Interro d	upt Enable bit			
ot request not en tput Compare Cl ot request enable ot request not en tput Compare Cl ot request enable	abled hannel 7 Intern d abled hannel 6 Intern d				
ot request enable ot request not en tput Compare Cł ot request enable	d abled nannel 6 Interro d				
ot request not en tput Compare Cl ot request enable	abled nannel 6 Interri d	upt Enable bit			
tput Compare Cl ot request enable	nannel 6 Interro d	upt Enable bit			
		•			
ot request not en	ahled				
•					
tput Compare Ch		upt Enable bit			
ot request enable ot request not en					
t Capture Chanr		Enable bit			
ot request enable					
ot request not en	abled				
t Capture Chann	-	Enable bit			
ot request enable ot request not en					
•		Enable bit			
-	-				
ot request not en	abled				
-	-	Enable bit			
-		`omolete Interr	unt Enable bit		
			טאנ בוומטוכ טונ		
•					
N1 Event Interru	ot Enable bit				
	t Capture Chann of request enable of request not ena- t Capture Chann of request enable of request not ena- MA Channel 3 D of request enable of request not ena-	t Capture Channel 4 Interrupt I of request enabled of request not enabled t Capture Channel 3 Interrupt I of request enabled of request not enabled	t Capture Channel 4 Interrupt Enable bit of request enabled of request not enabled t Capture Channel 3 Interrupt Enable bit of request enabled of request not enabled MA Channel 3 Data Transfer Complete Interr of request enabled of request not enabled	t Capture Channel 4 Interrupt Enable bit of request enabled of request not enabled t Capture Channel 3 Interrupt Enable bit of request enabled of request not enabled MA Channel 3 Data Transfer Complete Interrupt Enable bit of request enabled of request enabled	t Capture Channel 4 Interrupt Enable bit of request enabled of request not enabled t Capture Channel 3 Interrupt Enable bit of request enabled of request not enabled MA Channel 3 Data Transfer Complete Interrupt Enable bit of request enabled of request enabled of request not enabled

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit
-------	---

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled
- bit 1 SPI2IE: SPI2 Event Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 SPI2EIE: SPI2 Error Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
		DMA5IE	DCIIE	DCIEIE			C2IE
bit 15		Billinitole	Bonz	BOILLE			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unkn	iown
bit 15-14	-	nted: Read as '					
bit 13		IA Channel 5 D		Complete Interi	rupt Enable bit		
		request enable request not ena					
bit 12	•	Event Interrupt I					
	1 = Interrupt	request enable	d				
	-	request not ena					
bit 11		Error Interrupt					
		request enable request not ena					
bit 10-9	-	nted: Read as '					
bit 8	C2IE: ECAN	2 Event Interru	pt Enable bit				
		request enable request not ena					
bit 7	C2RXIE: EC	AN2 Receive D	ata Ready Int	errupt Enable I	bit		
		request enable request not ena					
bit 6	INT4IE: Exte	rnal Interrupt 4	Enable bit				
		request enable					
bit 5	-	request not ena rnal Interrupt 3					
		request enable					
		request not ena					
bit 4		Interrupt Enab					
		request enable request not ena					
bit 3	-	Interrupt Enab					
		request enable					
		request not ena					
bit 2		C2 Master Ever	-	nable bit			
		request enable request not ena					
bit 1	-	2 Slave Events		able bit			
		request enable					
	•	request not ena					
	T7IE: Timer7	Interrunt Enab	la hit				
bit 0		request enable					

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	_	_	_	—	_			
bit 15							bit 8			
DAMA	DAM 0	DAMA	DAMA		DAMA					
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE				
bit 7							bit (
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown				
bit 15-8	Unimplemer	nted: Read as '	0'							
bit 7	C2TXIE: EC/	AN2 Transmit D	ata Request I	Interrupt Enab	le bit					
		request enable								
		request not ena								
bit 6		AN1 Transmit D	•	Interrupt Enab	le bit					
		request enable								
bit 5	 0 = Interrupt request not enabled DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit 									
DIL 5	1 = Interrupt request enabled									
		request not ena								
bit 4	DMA6IE: DM	1A Channel 6 D	ata Transfer C	Complete Enal	ole Status bit					
		request enable								
	•	request not ena								
bit 3	Unimplemer	nted: Read as '	0'							
bit 2		T2 Error Interru	•							
		request enable								
hit 1	•	request not ena								
bit 1		T1 Error Interru request enable	•							
		request enable								
	sapt									

bit 0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		T1IP<2:0>				OC1IP<2:0>					
bit 15							bi				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		IC1IP<2:0>				INT0IP<2:0>					
bit 7							bi				
Legend:											
R = Readabl	e bit	W = Writable I	bit	U = Unimple	mented bit, rea	id as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
bit 15	Unimpleme	ented: Read as 'o)'								
bit 14-12	T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)							
	•										
	•										
		upt is priority 1 upt source is dis	abled								
bit 11		ented: Read as '									
bit 10-8	-	>: Output Compa		1 Interrupt Prior	ritv bits						
		upt is priority 7 (I									
	•										
	•										
	001 = Interr	upt is priority 1									
		upt source is dis	abled								
bit 7	Unimpleme	ented: Read as 'o)'								
bit 6-4		: Input Capture C			oits						
	111 = Interr	rupt is priority 7 (I	nighest priori	ty interrupt)							
	•										
	•										
		upt is priority 1	ablad								
bit 3		upt source is disa ented: Read as 'o									
bit 2-0	-			, bite							
DIL 2-0		External Interr upt is priority 7 (I)									
	•		gricot priori	, monuply							
	•										
	• 001 - Interr	upt is priority 1									

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T2IP<2:0>		—		OC2IP<2:0>	
bit 15							bit
		DAMA	DAALO				DAMA
U-0	R/W-1	R/W-0 IC2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 DMA0IP<2:0>	R/W-0
 bit 7		1021P<2:0>				DIVIAUIP<2:0>	bit
							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '	ז'				
bit 14-12	-	Timer2 Interrupt					
		upt is priority 7 (I	-	v interrupt)			
	•	-prio priority : (:	g. oot prom	,			
	•						
	• 001 - Intern	upt is priority 1					
		upt is priority i upt source is dis	abled				
bit 11		nted: Read as '					
bit 10-8	-	: Output Compa		Interrupt Prior	itv bits		
		upt is priority 7 (I		=			
	•		0	, ,			
	•						
	• 001 = Intern	upt is priority 1					
		upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	-	Input Capture C		rrupt Priority b	its		
		upt is priority 7 (I					
	•						
	•						
	• 001 = Intern	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as ')'				
bit 2-0	-	0>: DMA Channe		sfer Complete	Interrupt Pric	ority bits	
		upt is priority 7 (I				5	
	•			• •			
	•						
	• 001 = Intern	upt is priority 1					
		upt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		U1RXIP<2:0>		—		SPI1IP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI1EIP<2:0>		—		T3IP<2:0>	L-:
bit 7							bi
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '0	,				
bit 14-12							
	111 = Interi	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 11		ented: Read as '0					
bit 10-8		>: SPI1 Event Intervent in priority 7 (b)	•	•			
	•	rupt is priority 7 (h	ignest phon	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	bled				
bit 7		ented: Read as '0					
bit 6-4		:0>: SPI1 Error In		itv bits			
		rupt is priority 7 (h	•	•			
	•						
	•						
	001 = Interi	rupt is priority 1					
		rupt source is disa	bled				
bit 3	Unimpleme	ented: Read as '0	,				
bit 2-0		Timer3 Interrupt I	-				
	111 = Interi	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Interi	rupt source is disa	bled				

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
_	—	—	_	—		DMA1IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		AD1IP<2:0>		—		U1TXIP<2:0>					
bit 7							bit (
Legend:											
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	cleared x = Bit is unknown						
bit 15-11	Unimplemen	nted: Read as '0	,								
bit 10-8	DMA1IP<2:0	>: DMA Channe	l 1 Data Tra	nsfer Complete	Interrupt Priori	ty bits					
	111 = Interru	pt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
		pt is priority 1 pt source is disa	bled								
bit 7	Unimplemen	ted: Read as '0	,								
bit 6-4	AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
		pt is priority 1									
h:: 0		pt source is disa									
bit 3	-	ited: Read as '0									
bit 2-0		>: UART1 Trans									
	$\perp \perp \perp = interru$	pt is priority 7 (h	ignest priori	ty interrupt)							
	•										
	•										
	•	pt is priority 1									

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

- 40

~

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
_		CNIP<2:0>			_	_	—					
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—		MI2C1IP<2:0>		—		SI2C1IP<2:0>						
bit 7							bit					
Legend:												
R = Readable bit W = Writable bit U = Unimplemented					mented bit, rea	nted bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	Unimplemented: Read as '0'											
bit 14-12	CNIP<2:0>	Change Notifica	tion Interrup	t Priority bits								
	111 = Interi	rupt is priority 7 (I	nighest priori	ty interrupt)								
	•											
	•											
	001 = Inter	001 = Interrupt is priority 1										
		upt source is dis	abled									
bit 11-7		ented: Read as '										
bit 6-4	-			rupt Priority bits	\$							
		II2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits 11 = Interrupt is priority 7 (highest priority interrupt)										
	•	apt io priority i (i		()								
	•											
	•											
		rupt is priority 1	ablad									
bit 3		rupt source is dis										
	-	Unimplemented: Read as '0'										
bit 2-0		SI2C1IP<2:0>: I2C1 Slave Events Interrupt Priority bits										
	111 = Interi	rupt is priority 7 (I	nignest priori	ty interrupt)								
	•											
	•											
	001 = Interi	rupt is priority 1										
	000 = Inter	upt source is dis	blod									

VAANTDAL DEALATED (

REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		IC8IP<2:0>		—		IC7IP<2:0>						
oit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		AD2IP<2:0>		—		INT1IP<2:0>						
bit 7							bit (
Legend:												
R = Readabl	e bit	W = Writable I	bit	U = Unimpler	mented bit, rea	ad as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15	Unimpleme	nted: Read as '(ı'									
bit 14-12	Unimplemented: Read as '0' IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits											
		upt is priority 7 (I										
	•											
	•											
	001 = Interru	upt is priority 1										
		upt source is dis	abled									
bit 11	Unimpleme	nted: Read as 'o)'									
bit 10-8		Input Capture C			its							
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 7	Unimpleme	nted: Read as 'd)'									
bit 6-4	AD2IP<2:0>	ADC2 Convers	sion Complet	e Interrupt Prio	rity bits							
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 3	Unimpleme	nted: Read as 'o)'									
bit 2-0	-	External Interr		bits								
	111 = Interro	upt is priority 7 (ł	nighest priori	ty interrupt)								
	•											
	•											
	001 = Interro	upt is priority 1										
	000 = Interru											

REGISTER	7-21: IPC6:	INTERRUPT	PRIORITY	CONTROL R	EGISTER 6		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T4IP<2:0>				OC4IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		OC3IP<2:0>				DMA2IP<2:0>	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'o)'				
bit 14-12	-	Timer4 Interrupt					
		upt is priority 7 (h		ty interrupt)			
	•						
	•						
	• 001 = Intern	upt is priority 1					
		upt source is disa	abled				
bit 11	Unimpleme	nted: Read as 'o)'				
bit 10-8	OC4IP<2:0>	: Output Compa	re Channel 4	Interrupt Prio	rity bits		
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
		upt source is disa	abled				
bit 7	Unimpleme	nted: Read as 'o)'				
bit 6-4	OC3IP<2:0>	: Output Compa	re Channel 3	3 Interrupt Prio	rity bits		
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3		nted: Read as '0					
bit 2-0	-	>: DMA Channe		nsfer Complete	e Interrupt Pric	pritv bits	
		upt is priority 7 (h		-			
	•		0	,			
	•						
	• 001 = Intern	upt is priority 1					

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		U2TXIP<2:0>				U2RXIP<2:0>						
bit 15							bit 8					
		DAVA	DAVA			DAMA	DAALO					
U-0	R/W-1	R/W-0 INT2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 T5IP<2:0>	R/W-0					
 bit 7		INTZIPSZ.02		_		151P<2.0>	bit					
							Dit					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown					
bit 15	Unimpleme	nted: Read as '	0'									
bit 14-12	U2TXIP<2:0>: UART2 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)								
	•											
	•											
		upt is priority 1 upt source is dis	ahlad									
bit 11		ented: Read as '										
bit 10-8	-	D>: UART2 Rece		Priority hits								
		upt is priority 7 (I	-	-								
	•			,								
	•											
	• 001 = Interr	upt is priority 1										
		upt is priority i upt source is dis	abled									
bit 7	Unimpleme	nted: Read as '	0'									
bit 6-4	INT2IP<2:0	External Interr	upt 2 Priority	bits								
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)								
	•											
	•											
		upt is priority 1 upt source is dis	abled									
bit 3		ented: Read as '										
bit 2-0	-	Timer5 Interrupt										
		upt is priority 7 (I		v interrupt)								
	•		ingilioot phone	y interrupty								
	•											
	• 001 = Interr											
		unt in priority 1										

		DAMA		11.0		DAALO	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		C1IP<2:0>		_		C1RXIP<2:0>	h
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SPI2IP<2:0>		—		SPI2EIP<2:0>	
bit 7							bi
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at		x = Bit is unkn	own				
		'1' = Bit is set		'0' = Bit is cle			
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	C1IP<2:0>:	ECAN1 Event In	terrupt Prior	ity bits			
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
		rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0)'				
bit 10-8	C1RXIP<2:	0>: ECAN1 Rece	ive Data Re	ady Interrupt Pi	riority bits		
	111 = Interr	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o)'				
bit 6-4	SPI2IP<2:0	>: SPI2 Event Int	errupt Priori	ty bits			
	111 = Interr	rupt is priority 7 (۲	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 3	Unimpleme	ented: Read as '0)'				
bit 2-0		0>: SPI2 Error In		•			
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Interr	upt source is disa	abled				

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC5IP<2:0>		—		IC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC3IP<2:0>				DMA3IP<2:0>	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimplei	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0)'				
bit 14-12	-	Input Capture C		rrupt Priority b	its		
		upt is priority 7 (h					
	•						
	•						
	• 001 = Interri	upt is priority 1					
		upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0)'				
bit 10-8	IC4IP<2:0>:	Input Capture C	hannel 4 Inte	rrupt Priority b	its		
	111 = Interru	upt is priority 7 (h	nighest priority	y interrupt)			
	•						
	•						
	• 001 = Interru	upt is priority 1					
		upt source is disa	abled				
bit 7	Unimpleme	nted: Read as 'o)'				
bit 6-4	IC3IP<2:0>:	Input Capture C	hannel 3 Inte	rrupt Priority b	its		
	111 = Interru	upt is priority 7 (h	nighest priority	y interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
		upt source is disa	abled				
bit 3	Unimpleme	nted: Read as 'd)'				
bit 2-0	DMA3IP<2:0)>: DMA Channe	el 3 Data Trar	sfer Complete	Interrupt Pric	ority bits	
	111 = Interru	upt is priority 7 (h	nighest priority	y interrupt)			
	•						
	•						
	• 001 = Interru	unt in uniquity 1					
		IDE IS DRIONIV I					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
0-0	FK/ VV- I	OC7IP<2:0>	K/VV-U	0-0	R/W-I	OC6IP<2:0>	R/W-U
 bit 15		00711 \2.02				00011 \2.02	bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC5IP<2:0>		_		IC6IP<2:0>	
bit 7							bi
Legend:	a hit	W = Writable t	.:4	II – Unimplo	monted bit rea		
R = Readable -n = Value at		mented bit, rea	x = Bit is unkn	0.4/2			
-n = value at	PUR	'1' = Bit is set		'0' = Bit is cle	areu		own
bit 15	Unimpleme	ented: Read as '0	,				
bit 14-12	-	>: Output Compa		7 Interrupt Prior	itv bits		
		upt is priority 7 (h		•	,		
	•						
	•						
	001 = Interr	rupt is priority 1					
		upt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0	,				
bit 10-8	OC6IP<2:0:	>: Output Comparison	re Channel 6	6 Interrupt Prior	ity bits		
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		upt source is disa					
bit 7	-	ented: Read as '0					
bit 6-4		>: Output Compa		•	ity bits		
	•	rupt is priority 7 (h	lignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	: Input Capture C		errupt Prioritv b	vits		
		upt is priority 7 (h					
	•		- · ·	- 1/			
	•						
	• 001 = Interr	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>		_		DMA4IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_		OC8IP<2:0>	
bit 7	-			•	•		bit 0
Legend:							
R = Readabl	e bit	W = Writable b	oit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unkr	iown
oit 11 oit 10-8	• • • 001 = Interru 000 = Interru Unimplemen DMA4IP<2:0	upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 D>: DMA Channe	abled)' el 4 Data Tra	nsfer Complete	e Interrupt Prior	ity bits	
	• • 001 = Interru	upt is priority 7 (h upt is priority 1 upt source is disa		ty interrupt)			
bit 7-3	Unimplemer	nted: Read as 'o)'				
bit 2-0		: Output Compa ıpt is priority 7 (h		-	ity bits		
		upt is priority 1 upt source is disa	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T8IP<2:0>		_		MI2C2IP<2:0>	
bit 15							bit
11.0	R/W-1	R/W-0	R/W-0	11.0	R/W-1	R/W-0	R/W-0
U-0	R/W-1	SI2C2IP<2:0>	R/W-0	U-0	R/W-1	T7IP<2:0>	R/W-0
bit 7					ļ	-	bit
Legend:							
R = Readab	le bit	W = Writable t	bit	U = Unimplei	mented bit rea	ad as '0'	
-n = Value a	• • •						wn
bit 15	Unimpleme	ented: Read as '0)'				
bit 14-12	T8IP<2:0>:	Timer8 Interrupt	Priority bits				
	111 = Interi	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 11	-	ented: Read as '0					
bit 10-8		:0>: I2C2 Master			S		
	111 = Interi	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
L:1 7		rupt source is disa					
bit 7	-	ented: Read as '0					
bit 6-4		:0>: I2C2 Slave E rupt is priority 7 (h		•			
	•		lighest phon	ty interrupt)			
	•						
	•	nuntin nuinuitu d					
		rupt is priority 1 rupt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	Timer7 Interrupt					
		rupt is priority 7 (h	-	ty interrupt)			
	•		•	• •			
	•						
	- 001 = Interi	rupt is priority 1					
		rupt source is disa					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C2RXIP<2:0>		_		INT4IP<2:0>	
oit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		INT3IP<2:0>		—		T9IP<2:0>	
bit 7	·						bit
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0)'				
bit 14-12	-	0>: ECAN2 Rece		ady Interrupt Pr	iority bits		
		upt is priority 7 (ł		•	2		
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0)'				
bit 10-8	INT4IP<2:0	External Interr	upt 4 Priority	bits			
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0)'				
bit 6-4	INT3IP<2:0	: External Interr	upt 3 Priority	bits			
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 3	-	nted: Read as '0					
oit 2-0		Timer9 Interrupt	-				
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 - Interr	upt source is disa					

REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		DCIEIP<2:0>			_	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_			_	—		C2IP<2:0>	
bit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable t	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '0	,				
bit 14-12	DCIEIP<2:0>	. DCI Error Inte	rrupt Priority	bits			
	111 = Interru	pt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
		pt source is disa	abled				
bit 11-3	Unimplemer	nted: Read as '0	3				
bit 2-0	C2IP<2:0>: [ECAN2 Event In	terrupt Priori	tv bits			
		ipt is priority 7 (h	•				
	•		0 1	, ,			
	•						
	•	unt in priority 1					
		pt is priority 1 pt source is disa	hlad				

000 = Interrupt source is disabled

REGISTER	7-30: IPC15:	INTERRUPT	PRIORITY	CONTROL	REGISTER 15			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1			
		DMA5IP<2:0>		—		DCIIP<2:0>		
bit 7							bit C	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'		
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-7	Unimplemen	ted: Read as '	כ'					
bit 6-4	DMA5IP<2:0:	>: DMA Chann	el 5 Data Tra	nsfer Complete	Interrupt Priori	ty bits		
	111 = Interru	pt is priority 7 (I	highest priori	ty interrupt)				
	•							
	•							
	001 = Interru	ot is priority 1						
		pt source is dis	abled					
bit 3	Unimplemen	ted: Read as '	D'					
bit 2-0	-	DCIIP<2:0>: DCI Event Interrupt Priority bits						
		pt is priority 7 (I						
	•							
	•							
	•							

© 2009-2012 Microchip Technology Inc.

001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	—	_		U2EIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		U1EIP<2:0>					
bit 7							bit 0
Logondi							
Legend: R = Readabl	o hit	W = Writable I	oit		mented bit, rea	d ac 'O'	
-n = Value at		'1' = Bit is set	JIL	'0' = Bit is cle		x = Bit is unkn	0000
	FUR				areu		
bit 15-11	Unimplemen	ted: Read as '0	ı'				
bit 10-8	-	UART2 Error Ir		ity bite			
		pt is priority 7 (h	•	•			
	•	p p		,			
	•						
	• 001 = Interru	nt in priority 1					
		pt is priority i pt source is disa	abled				
bit 7		ted: Read as '0					
bit 6-4	U1EIP<2:0>: UART1 Error Interrupt Priority bits						
		pt is priority 7 (I	•	•			
	•		0	,			
	•						
	• 001 = Interru	nt is priority 1					
		pt is priority i pt source is disa	abled				
	-						

bit 3-0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C2TXIP<2:0>		—		C1TXIP<2:0>	
bit 15							bit
		5444.6					-
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
 bit 7		DMA7IP<2:0>		_		DMA6IP<2:0>	hit
							bit
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own
bit 15	Unimplemer	nted: Read as 'o)'				
bit 14-12	C2TXIP<2:0:	ECAN2 Trans	smit Data Re	quest Interrupt	Priority bits		
	111 = Interru	ipt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		pt is priority 1					
		pt source is disa					
bit 11	-	nted: Read as 'o					
bit 10-8		>: ECAN1 Trans			Priority bits		
	111 = Interru	ipt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
		pt is priority 1					
L:4 7		pt source is disa					
bit 7	-	nted: Read as '(
bit 6-4		>: DMA Channe		-	e Interrupt Prio	rity dits	
	•	pt is priority 7 (h	lignest priori	ty interrupt)			
	•						
	•						
		pt is priority 1 source is disa	abled				
bit 3		nted: Read as '(
bit 2-0	-	>: DMA Channe		nsfer Complet	a Interrunt Prio	rity hite	
		pt is priority 7 (h		-			
	•		ingricot priori	ty memupt)			
	•						
	•						
	001 - Interru	pt is priority 1					

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	_		—		ILR	<3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				VECNUM<6:0	>		
bit 7							bit 0
Legend:	la hit	\// - \//ritabla	hit		control bit room		
	= Readable bit W = Writable bit				nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	ILR<3:0>: Ne	ew CPU Interru	pt Priority Lev	/el bits			
	1111 = CPU	Interrupt Priorit	ty Level is 15				
	•						
	•						
	0001 = CPU	Interrupt Priorit	ty Level is 1				
	0000 = CPU	Interrupt Priorit	ty Level is 0				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-0	VECNUM<6:	0>: Vector Nun	nber of Pendi	ng Interrupt bits			
	0111111 = lr	nterrupt Vector	pending is nu	mber 135			
	•						
	•						

0000000 = Interrupt Vector pending is number 8

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are
	initialized, such that all user interrupt
	sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
DCI	60
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71


The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral
- Indirect Addressing of DMA RAM locations with or without automatic post-increment
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral
- One-Shot Block Transfers Terminating DMA transfer after one block transfer
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately
- Automatic or manual initiation of block transfers
- Each channel can select from 20 possible sources of data sources or destinations

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.



8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_	_	_
bit 15		•	•			•	bit
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
		AMOD	-			MODE	-
bit 7							bit
Legend:							
R = Readab		W = Writable		U = Unimplen			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	CHEN: Chan	nel Enable bit					
	1 = Channel e	enabled					
	0 = Channel o	disabled					
bit 14	SIZE: Data T	ransfer Size bit					
	1 = Byte 0 = Word						
bit 13	DIR: Transfer	Direction bit (s	ource/destination	ation bus select)		
				to peripheral ad o DMA RAM ad			
bit 12	HALF: Early	Block Transfer	Complete Int	errupt Select bit			
			•	ipt when half of ipt when all of th			
bit 11	NULLW: Null	Data Periphera	al Write Mode	Select bit			
	1 = Null data 0 = Normal o		eral in additio	n to DMA RAM	write (DIR bit	must also be cle	ar)
bit 10-6	Unimplemen	ted: Read as '	0'				
bit 5-4	AMODE<1:0	>: DMA Chann	el Operating I	Mode Select bit	5		
	11 = Reserve						
		ral Indirect Add					
	•	r Indirect withou					
hit 3 2	-	r Indirect with F ited: Read as '		it mode			
bit 3-2	-			ada Salaat hita			
bit 1-0				ode Select bits	nefer from/to	each DMA RAM	buffer)
		ous, Ping-Pong ous, Ping-Pong					buller)
	01 = One-Sh	ot, Ping-Pong r	nodes disable	ed			
	00 = Continue						

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
FORCE ⁽¹⁾	—	—	-	—	—	—	—	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	IRQSEL6(2)	IRQSEL5 ⁽²⁾	IRQSEL4 ⁽²⁾	IRQSEL3(2)	IRQSEL2 ⁽²⁾	IRQSEL1(2)	IRQSEL0(2)	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15		e DMA Transfe						
		ingle DMA tran						
		DMA transfer	-	MA request				
bit 14-7	•	ted: Read as '						
bit 6-0	IRQSEL<6:0>	DMA Periph	eral IRQ Numl	ber Select bits	(2)			
	1111111 = D	MAIRQ127 se	lected to be C	hannel DMARI	EQ			
	•							
	•							
	•							
	0000000 = DN	MAIRQ0 select	ted to be Chan	nel DMAREQ				

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 8-3: DMAXSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ST/	\<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

REGISTER 8-5: DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
			5444	54446		B 111 A	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAI	0<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	—	—	—	—	CNT<	9:8> (2)	
bit 15						bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	7:0> (2)			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PWCOL7 | PWCOL6 | PWCOL5 | PWCOL4 | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 |
| bit 15 | | | • | | | | bit 8 |

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| XWCOL7 | XWCOL6 | XWCOL5 | XWCOL4 | XWCOL3 | XWCOL2 | XWCOL1 | XWCOL0 |
| bit 7 | | | | | | | bit 0 |

Legend:		C = Clear only bit						
R = Readable	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'				
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15	1 = Write	7: Channel 7 Peripheral Writ collision detected rrite collision detected	e Collision Flag bit					
bit 14	1 = Write	PWCOL6: Channel 6 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected						
bit 13	1 = Write	PWCOL5: Channel 5 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected						
bit 12	1 = Write	4: Channel 4 Peripheral Writ collision detected rrite collision detected	e Collision Flag bit					
bit 11	1 = Write	3: Channel 3 Peripheral Writ collision detected <i>r</i> rite collision detected	e Collision Flag bit					
bit 10	1 = Write	2: Channel 2 Peripheral Writ collision detected vrite collision detected	e Collision Flag bit					
bit 9	PWCOL 1 = Write 0 = No w							
bit 8	1 = Write	0: Channel 0 Peripheral Writ collision detected vrite collision detected	e Collision Flag bit					
bit 7	1 = Write	7: Channel 7 DMA RAM Wri collision detected rrite collision detected	te Collision Flag bit					
bit 6	1 = Write	6: Channel 6 DMA RAM Wri collision detected rrite collision detected	te Collision Flag bit					
bit 5	1 = Write	5: Channel 5 DMA RAM Wri collision detected rrite collision detected	te Collision Flag bit					
bit 4	1 = Write	4: Channel 4 DMA RAM Write collision detected vrite collision detected	te Collision Flag bit					

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1				
	_	— — LSTCH<3:0>									
oit 15							bit				
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0				
oit 7							bit				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'					
n = Value at	POR	'1' = Bit is set '0' = Bit is cleared			ared	x = Bit is unknown					
oit 15-12	Unimplemen	ted: Read as '	0'								
oit 11-8	-	: Last DMA Ch		oits							
	1111 = No Di	MA transfer ha	s occurred sin	ce system Res	et						
	1110-1000 =										
		0111 = Last data transfer was by DMA Channel 7									
	0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5										
	0100 = Last data transfer was by DMA Channel 4										
	0011 = Last data transfer was by DMA Channel 3										
	0010 = Last data transfer was by DMA Channel 2										
	0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0										
bit 7	PPST7: Channel 7 Ping-Pong Mode Status Flag bit										
	1 = DMA7STB register selected 0 = DMA7STA register selected										
bit 6	PPST6: Channel 6 Ping-Pong Mode Status Flag bit										
	1 = DMA6STB register selected 0 = DMA6STA register selected										
oit 5	PPST5: Channel 5 Ping-Pong Mode Status Flag bit										
	1 = DMA5STB register selected 0 = DMA5STA register selected										
bit 4	PPST4: Chan	inel 4 Ping-Por	ng Mode Statu	s Flag bit							
	1 = DMA4STB register selected 0 = DMA4STA register selected										
bit 3	PPST3: Chan	inel 3 Ping-Por	ng Mode Statu	s Flag bit							
		B register select A register select									
bit 2	PPST2: Channel 2 Ping-Pong Mode Status Flag bit										
		B register select A register select									
bit 1	PPST1: Channel 1 Ping-Pong Mode Status Flag bit										
	1 = DMA1STE	B register select A register select	cted	2							
bit 0		inel 0 Ping-Por		s Flag bit							
		0 -	-	-							

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits


9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A family of devices. However, not intended to it is be а comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A oscillator system provides:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection

A simplified diagram of the oscillator system is shown in Figure 9-1.



Note 1: See Figure 9-2 for PLL details.

- 2: If the Oscillator is used with XT or HS modes, an extended parallel resistor with the value of 1 M Ω must be connected.
- **3:** The term, FP refers to the clock source for all the peripherals, while Fcy refers to the clock source for the CPU. Throughout this document FP and Fcy are used interchangeably, except in the case of Doze mode. FP and Fcy will be different when Doze mode is used in any ratio other than 1:1, which is the default.

9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXGPX06A/X08A/X10A:

- FRC Oscillator
- · FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- · Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 9.1.3 "PLL Configuration".

The FRC frequency depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 22.1 "Configuration Bits**" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FcY) and the peripheral clock time base (FP). FcY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXGPX06A/ X08A/X10A architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

$FCY = \frac{FOSC}{2}$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

 $Fosc = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$

EQUATION 9-3:

XT WITH PLL MODE

= 40 MIPS

EXAMPLE

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right)$

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz range needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 9-2: dsPIC33FJXXXGPX06A/X08A/X10A PLL BLOCK DIAGRAM




TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3)

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y					
_		COSC<2:0>				NOSC<2:0>(2)						
bit 15							bit 8					
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0					
CLKLOC	СК —	LOCK	_	CF		LPOSCEN	OSWEN					
bit 7							bit 0					
Legend:		y = Value set	from Configur	ation bits on P	POR	C = Clea	r only bit					
R = Reada	able bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'						
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimplemer	nted: Read as ')'									
bit 14-12	COSC<2:0>:	Current Oscilla	tor Selection	bits (read-only	()							
		C oscillator (FF										
		C oscillator (FF										
		ower RC oscilla	,	5								
	100 = Secon	dary oscillator (Sosc)									
		ry oscillator (XT,		I PLL								
		y oscillator (XT,										
		001 = Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCDIVN + PLL)										
.:		C oscillator (FF	•									
oit 11	-	nted: Read as '		(2)								
oit 10-8		NOSC<2:0>: New Oscillator Selection bits ⁽²⁾										
		111 = Fast RC oscillator (FRC) with Divide-by-N 110 = Fast RC oscillator (FRC) with Divide-by-16										
		ower RC oscilla		e-by-10								
		dary oscillator (
		ry oscillator (XT,		I PLL								
		y oscillator (XT,										
	001 = Fast R	C Oscillator (FF	RC) with Divid	e-by-N and PL	L (FRCDIVN +	⊦ PLL)						
		C oscillator (FF	,									
bit 7		Clock Lock Ena										
		 1 = If (FCKSM0 = 1), then clock and PLL configurations are locked If (FCKSM0 = 0), then clock and PLL configurations may be modified 										
		Id PLL selection		ked, configurat	ions may be m	odified						
bit 6	-	nted: Read as '										
bit 5		OCK: PLL Lock Status bit (read-only) = Indicates that PLL is in lock, or PLL start-up timer is satisfied										
		s that PLL is in i	•	•		l is disabled						
bit 4		nted: Read as '										
bit 3		ail Detect bit (rea		plication)								
		as detected clo										
		as not detected										
bit 2	Unimplemer	nted: Read as ')'									
Note 1:	Writes to this regis	ster require an u	Inlock sequer	ice. Refer to S	ection 7. "Oso	cillator" (DS701	86) in the					
	"dsPIC33F/PIC24						, -					
2:	Direct clock switch	nes between any	/ primary osci	llator mode wit	th PLL and FRO	CPLL mode are r	not permitted.					
	This applies to clo	ck switches in e	either direction	n. In these inst	ances, the app							
	mode as a transiti	on clock source	between the	two PLL mode	es.							
_												

3: This is register is reset only on a Power-on Reset (POR).

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

- LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

bit 1

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: This is register is reset only on a Power-on Reset (POR).

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>					
bit 15							bit				
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PLLP	OST<1:0>				PLLPRE<4:0	>					
bit 7							bit				
Legend:		-	-	ration bits on P		d aa (0)					
R = Readab		W = Writable	DIT	U = Unimplen							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own				
bit 15	ROI: Recover	on Interrupt bi	t								
		•		nd the processo	r clock/periphe	eral clock ratio is	set to 1:1				
		s have no effect									
bit 14-12	DOZE<2:0>:	Processor Cloc	k Reduction	Select bits							
	111 = Fcy/12	-									
	110 = Fcy/64 101 = Fcy/32										
	101 = FCY/32 100 = FCY/16										
	011 = FCY/8 (
	010 = Fcy/4	010 = FCY/4									
	001 = FCY/2										
bit 11	000 = Fcy/1	E Mode Enabl	o hit(1)								
				etween the neri	nheral clocks	and the processo	or clocks				
		or clock/periphe									
bit 10-8	FRCDIV<2:0	Internal Fast	RC Oscillato	or Postscaler bits	6						
	111 = FRC d i										
		110 = FRC divide by 64									
	101 = FRC di 100 = FRC di										
	011 = FRC di										
	010 = FRC di										
	001 = FRC d i	•									
		ivide by 1 (defa	-								
bit 7-6			Jutput Divide	er Select bits (al	so denoted as	'N2', PLL postsc	aler)				
	11 = Output/8 10 = Reserve										
	01 = Output/4										
	00 = Output/2										
bit 5	Unimplemen	ted: Read as 'o)'								
bit 4-0	PLLPRE<4:0	>: PLL Phase [Detector Inpu	it Divider bits (a	so denoted as	s 'N1', PLL presca	aler)				
	11111 = I npu	it/33									
	•										
	•										
	•										
	00001 = Inpu 00000 = Inpu										

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This is register is reset only on a Power-on Reset (POR).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾
	_		_	_	_	_	PLLDIV<8>
bit 15	·	·	·	•	•	•	bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
R/W-U	R/W-0	R/ W- I		IV<7:0>	R/W-0	R/ W-U	R/W-0
bit 7			FLLD	10~7.02			bit 0
							DILU
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unl	known
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unl	known
-n = Value a		'1' = Bit is set	-	ʻ0' = Bit is cle	ared	x = Bit is unl	known
	Unimpleme		ʻ0'				known
bit 15-9	Unimpleme	nted: Read as '	ʻ0'				known
bit 15-9	Unimplemer PLLDIV<8:0	nted: Read as '	ʻ0'				known
bit 15-9	Unimplemer PLLDIV<8:0	nted: Read as '	ʻ0'				(nown
bit 15-9	Unimplemer PLLDIV<8:0	nted: Read as '	ʻ0'				(nown
bit 15-9	Unimplemei PLLDIV<8:0 111111111 • •	nted: Read as '	ʻ0'				(nown
bit 15-9	Unimplemei PLLDIV<8:0 111111111 • •	nted: Read as >: PLL Feedba = 513	ʻ0'				<u>known</u>
bit 15-9	Unimplemei PLLDIV<8:0 111111111 • •	nted: Read as >: PLL Feedba = 513	ʻ0'				<u>known</u>
bit 15-9	Unimplemei PLLDIV<8:0 111111111 • •	nted: Read as >: PLL Feedba = 513	ʻ0'				<u>Known</u>
bit 15-9	Unimplemei PLLDIV<8:0 111111111 • •	nted: Read as >: PLL Feedba = 513 = 50 (default)	ʻ0'				<u>Known</u>
bit 15-9	Unimplemen PLLDIV<8:0 111111111 • • • • • • • • • • • • • •	nted: Read as >: PLL Feedba = 513 = 50 (default) = 4	ʻ0'				<u>Known</u>

Note 1: This is register is reset only on a Power-on Reset (POR).

OSCTUN: FRC OSCILLATOR TUNING REGISTER⁽²⁾

	5 - . 0001									
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
		—			_					
bit 15							bit 8			
		DAALO	DAA/ O	DAMO	DAMA	DAMA	DAMA			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				IUN	<5:0> ⁽¹⁾					
bit 7							bit 0			
Legend:]			
R = Readabl	e bit	W = Writable I	hit	U = Unimpler	mented bit, read	as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	lown			
	-						-			
bit 15-6	Unimplemen	ted: Read as '0)'							
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits ⁽¹⁾							
	111111 = Ce	11111 = Center frequency - 0.375% (7.345 MHz)								
	•									
	•									
	•	,								
	100000 = Ce 011111 = Ce	enter frequency enter frequency enter frequency enter frequency	- 12% (6.49 M + 11.625% (8	MHz) 8.23 MHz)						
	•									
	•									
	•	ntor froquerou	+ 0 2750/ /7	40 MU-)						
		enter frequency enter frequency	•	,						

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

2: This is register is reset only on a Power-on Reset (POR).

REGISTER 9-4:

9.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33FJXXXGPX06A/X08A/X10A devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 22.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the status bits, LOCK (OSCCON<5>) and CF (OSCCON<3>) are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRC-PLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - **3:** Refer to **Section 7. "Oscillator"** (DS70186) in the *"dsPIC33F/PIC24H Family Reference Manual"* for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

^{© 2009-2012} Microchip Technology Inc.

NOTES:

10.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) in "dsPIC33F/PIC24H Familv the Reference Manual", which is available site from the Microchip web (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJXXXGPX06A/X08A/X10A devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJXXXGPX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJXXXGPX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

10.2.2 IDLE MODE

Idle mode has these features:

- The CPU stops executing instructions
- · The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLK-DIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

REGISTER R/W-0	R/W-0	1: PERIPHER R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
T5MD	T4MD	T3MD	T2MD	T1MD			DCIMD
bit 15	THND	TONIE	TZIND	TIME			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD ⁽¹⁾
bit 7	1		I	1			bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15	T5MD: Time	r5 Module Disat	ole bit				
		nodule is disable					
		nodule is enable					
bit 14	-	r4 Module Disat nodule is disable					
	-	nodule is enable					
bit 13		r3 Module Disat	-				
		nodule is disable					
	0 = Timer3 m	nodule is enable	d				
bit 12	T2MD: Timer2 Module Disable bit						
	-	nodule is disable					
		nodule is enable					
bit 11	-	r1 Module Disat					
	-	nodule is disable nodule is enable					
bit 10-9		nted: Read as '					
bit 8	•	Module Disable					
	1 = DCI mod	ule is disabled					
		ule is enabled					
bit 7		1 Module Disab	le bit				
	0	dule is disabled					
hit C		dule is enabled	hla hit				
bit 6		T2 Module Disa nodule is disabl					
		nodule is enable					
bit 5	U1MD: UAR	T1 Module Disa	ble bit				
	1 = UART1 r	nodule is disabl	ed				
	0 = UART1 r	nodule is enable	ed				
bit 4	SPI2MD: SP	12 Module Disal	ole bit				
		dule is disabled					
hit 2		dule is enabled	ala hit				
bit 3		11 Module Disal dule is disabled					
		dule is enabled					

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 2 C2MD: ECAN2 Module Disable bit 1 = ECAN2 module is disabled 0 = ECAN2 module is enabled
- bit 1 **C1MD:** ECAN2 Module Disable bit 1 = ECAN1 module is disabled
 - 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit⁽¹⁾
 - 1 = ADC1 module is disabled
 - 0 = ADC1 module is enabled
- **Note 1:** PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

				DISABLE C			B a • • •
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	IC8MD. Input	t Capture 8 Moo	lula Disabla bi	ŀ			
DIL 15		oture 8 module i		L			
	0 = Input Cap	oture 8 module i	s enabled				
bit 14		t Capture 7 Moo		t			
		oture 7 module i oture 7 module i					
bit 13		t Capture 6 Mod		ł			
	1 = Input Cap	oture 6 module i oture 6 module i	s disabled	L			
bit 12		t Capture 5 Moo		t			
	1 = Input Cap	oture 5 module i oture 5 module i	s disabled				
bit 11	IC4MD: Input	t Capture 4 Moo	lule Disable bit	t			
		oture 4 module i oture 4 module i					
bit 10	IC3MD: Input	t Capture 3 Moo	lule Disable bit	t			
		oture 3 module i oture 3 module i					
bit 9	IC2MD: Input	t Capture 2 Moo	lule Disable bit	t			
		oture 2 module i oture 2 module i					
bit 8	IC1MD: Input	t Capture 1 Moo	lule Disable bit	t			
	• •	oture 1 module i oture 1 module i					
bit 7	OC8MD: Out	put Compare 8	Module Disabl	le bit			
		ompare 8 modu ompare 8 modu					
bit 6	OC7MD: Out	put Compare 4	Module Disabl	le bit			
		ompare 7 modu ompare 7 modu					
bit 5	OC6MD: Out	put Compare 6	Module Disabl	le bit			
		ompare 6 modu ompare 6 modu					
bit 4	OC5MD: Out	put Compare 5	Module Disabl	le bit			
	-	ompare 5 modu ompare 5 modu					

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	OC4MD: Output Compare 4 Module Disable bit
	1 = Output Compare 4 module is disabled0 = Output Compare 4 module is enabled
bit 2	OC3MD: Output Compare 3 Module Disable bit
	1 = Output Compare 3 module is disabled0 = Output Compare 3 module is enabled
bit 1	OC2MD: Output Compare 2 Module Disable bit
	1 = Output Compare 2 module is disabled0 = Output Compare 2 module is enabled
bit 0	OC1MD: Output Compare 1 Module Disable bit
	1 = Output Compare 1 module is disabled
	0 = Output Compare 1 module is enabled

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
T9MD	T8MD	T7MD	T6MD				
bit 15	TOMD	TTND	TOND		_	—	bit
DIL 15							DI
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	_	—	_	—	I2C2MD	AD2MD ⁽¹⁾
bit 7		•					bit
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplem	ented bit, rea	id as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unk	nown
bit 15	T9MD: Timer	9 Module Disat	ole bit				
		odule is disable					
	0 = Timer9 m	odule is enable	d				
bit 14	T8MD: Timer	8 Module Disab	ole bit				
		odule is disable					
		odule is enable	-				
bit 13		7 Module Disat					
		odule is disable					
		odule is enable	-				
bit 12		6 Module Disat					
		odule is disable odule is enable					
bit 11-2		ited: Read as '					
bit 1	-	2 Module Disat					
		z woodle Disat	DIE DIL				
		dule is enabled					
bit 0		2 Module Disab	le bit ⁽¹⁾				
		ule is disabled					
		ule is enabled					

Note 1: PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

NOTES:

11.0 I/O PORTS

- This data sheet summarizes the features Note 1: of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in "dsPIC33F/PIC24H the Familv Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.





© 2009-2012 Microchip Technology Inc.

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Pin Diagrams"** section for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

11.6 I/O Helpful Tips

- 1. In some cases, certain pins as defined in TABLE 25-9: "DC Characteristics: I/O Pin Input Specifications" under "Injection Current", have internal protection diodes to VDD and Vss. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin, 2. (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- 4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin, and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD-0.8) not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 25.0 "Electrical Characteristics" for additional information.

11.7 I/O Resources

Many useful resources related to I/O are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546064

11.7.1 KEY RESOURCES

- Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

NOTES:

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- · Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 12-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



REGISTER	12-1: T1COI	N: TIMER1 C	ONTROL R	EGISTER						
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	_	_	—	—	_			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKP	S<1:0>		TSYNC	TCS	_			
bit 7							bit 0			
										
Legend:						1				
R = Readabl		W = Writable bit		-	mented bit, read					
-n = Value at	POR	'1' = Bit is set	1	'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	TON: Timer1 1 = Starts 16- 0 = Stops 16-	bit Timer1								
bit 14	-		0'							
bit 14Unimplemented: Read as '0'bit 13TSIDL: Stop in Idle Mode bit										
	1 = Discontin		eration when	device enters lo ode	lle mode					
bit 12-7	Unimplemen	Unimplemented: Read as '0'								
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
		When TCS = 1:								
	•	This bit is ignored.								
		When TCS = 0: 1 = Gated time accumulation enabled								
		0 = Gated time accumulation disabled								
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Presca	ale Select bits						
	11 = 1:256	11 = 1:256								
		10 = 1:64								
	01 = 1:8 00 = 1:1									
bit 3	Unimplemen	ted: Read as '	0'							
bit 2	TSYNC: Time	er1 External Cl	ock Input Syr	hchronization S	elect bit					
		When TCS = 1:								
		1 = Synchronize external clock input								
		0 = Do not synchronize external clock input When TCS = 0:								
	This bit is ign									
bit 1	-	Clock Source	Select bit							
		clock from pin		rising edge)						
	0 = Internal c									
bit 0	Unimplemen	ted: Read as '	0'							

13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter
- They also support these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.

© 2009-2012 Microchip Technology Inc.





FIGURE 13-1: TIMER2/3 (32-BIT) BLOCK DIAGRAM⁽¹⁾



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
	0-0		0-0	0-0	0-0	0-0	0-0				
TON bit 15	—	TSIDL	_	—		—					
UIL 15							bit				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
_	TGATE	TCKP	S<1:0>	T32	_	TCS ⁽¹⁾	_				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
bit 15	TON: Timerx	On bit									
	When T32 =	1:									
	1 = Starts 32										
	-	0 = Stops 32-bit Timerx/y									
	When T32 = 0: 1 = Starts 16-bit Timerx										
	1 = Starts 16 0 = Stops 16										
bit 14	-	nted: Read as '	0'								
bit 13	TSIDL: Stop in Idle Mode bit										
	1 = Discontinue module operation when device enters Idle mode										
	0 = Continue	0 = Continue module operation in Idle mode									
bit 12-7	Unimplemer	nted: Read as '	0'								
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit										
	<u>When TCS = 1:</u> This bit is ignored.										
	When TCS = 0:										
	1 = Gated time accumulation enabled										
		ne accumulatio									
bit 5-4		Timerx Input	Clock Presca	ale Select bits							
	11 = 1:256										
	10 = 1:64 01 = 1:8										
	00 = 1:1										
bit 3	T32: 32-bit Timer Mode Select bit										
		nd Timery form nd Timery act a									
bit 2	Unimplemented: Read as '0'										
bit 1	-	Clock Source									
		clock from pin ⁻		rising edge)							
		x - /									

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON ⁽¹⁾	—	TSIDL ⁽²⁾	_	_	_	_	_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0				
_	TGATE ⁽¹⁾	TCKPS	<1:0> ⁽¹⁾		_	TCS ^(1,3)	_				
bit 7							bit (
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
		(4)									
bit 15	TON: Timery										
		1 = Starts 16-bit Timery 0 = Stops 16-bit Timery									
bit 14	•	nted: Read as '	ר י								
bit 13	-										
	TSIDL: Stop in Idle Mode bit ⁽²⁾ 1 = Discontinue module operation when device enters Idle mode										
		module operati									
bit 12-7	Unimplemen	ted: Read as '	כי								
bit 6	TGATE: Time	TGATE: Timery Gated Time Accumulation Enable bit ⁽¹⁾									
	When TCS = 1:										
	This bit is ignored.										
	<u>When TCS = 0:</u> 1 = Gated time accumulation enabled										
		1 = Gated time accumulation enabled 0 = Gated time accumulation disabled									
bit 5-4	TCKPS<1:0>	: Timer3 Input	Clock Presca	lle Select bits ⁽¹⁾							
	TCKPS<1:0>: Timer3 Input Clock Prescale Select bits ⁽¹⁾ 11 = 1:256										
	10 = 1:64										
	01 = 1:8										
bit 3-2	00 = 1:1	nted: Read as '	<u>,</u> ,								
bit 1											
	TCS: Timery Clock Source Select bit ^(1,3) 1 = External clock from pin TyCK (on the rising edge)										
	0 = Internal c		yor (on the	noing eage)							
bit 0		nted: Read as '	כי								
	1			 II 							
	hen 32-bit opera nctions are set tl			= 1), these bits	have no effect	t on Timery operat	tion; all time				
		on oration is on		• · · · · · · · · · · · · · · ·	<u> </u>						

2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

NOTES:

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJXXXGPX06A/X08A/X10A devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin

- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to 1 (ICI<1:0> = 00).




FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM

14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
_	_	ICSIDL	_	_		—	_			
bit 15						- 1	bit 8			
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0			
ICTMR ⁽¹⁾	ICI<	<1:0>	ICOV	ICBNE		ICM<2:0>				
bit 7							bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13	ICSIDL: Inpu	t Capture Modu	ule Stop in Idle	e Control bit						
	1 = Input capture module will halt in CPU Idle mode									
		ture module wi		operate in CPU	Idle mode					
bit 12-8	-	ted: Read as '								
bit 7	ICTMR: Input Capture Timer Select bits ⁽¹⁾									
	 TMR2 contents are captured on capture event TMR3 contents are captured on capture event 									
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits									
	11 = Interrupt on every fourth capture event									
	10 = Interrupt on every third capture event									
	 01 = Interrupt on every second capture event 00 = Interrupt on every capture event 									
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)									
2	1 = Input capture overflow occurred									
	0 = No input capture overflow occurred									
bit 3	ICBNE: Input	t Capture Buffe	r Empty Statu	s bit (read-only)					
	1 = Input capture buffer is not empty, at least one more capture value can be read									
	0 = Input capture buffer is empty									
bit 2-0		put Capture M								
	111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode									
	(Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled)									
		e mode, every								
	•	e mode, every	•••	e						
		e mode, every e mode, every								
				and falling)						
	<pre>001 = Capture mode, every edge (rising and falling) (ICI<1:0> bits do not control interrupt generation for this mode.)</pre>									
	000 = Input c	apture module	turned off							

15.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) of the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- · Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- · PWM mode with Fault Protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



15.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user


TABLE 15-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note:	See Section 13. "Output Compare"				
	(DS70209) in the "dsPIC33F/PIC24H				
	Family Reference Manual" for OCxR and				
	OCxRS register restrictions.				

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation	
000	Module Disabled	Controlled by GPIO register		
001	Active-Low One-Shot	0	OCx rising edge	
010	Active-High One-Shot	1	OCx falling edge	
011	Toggle	Current output is maintained	OCx rising and falling edge	
100	Delayed One-Shot	0	OCx falling edge	
101	Continuous Pulse	0	OCx falling edge	
110	PWM without Fault Protection	ʻ0', if OCxR is zero ʻ1', if OCxR is non-zero	No interrupt	
111	PWM with Fault Protection	ʻ0', if OCxR is zero ʻ1', if OCxR is non-zero	OCFA falling edge for OC1 to OC4	

FIGURE 15-2: OUTPUT COMPARE OPERATION



REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

					\	, ,	
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	OCSIDL	—	_	—	_	_
bit 15		· ·					bit 8
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7				•			bit 0
Legend:		HC = Hardware	Clearable bit				
R = Readabl	e bit	W = Writable bit		U = Unimple	mented bit, re	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-14Unimplemented: Read as '0'bit 13OCSIDL: Stop Output Compare in Idle Mode Control bit							
bit 13	1 = Output	Compare x halts in	CPU Idle mod	le	da		

0 = Output Compare x continues to operate in CPU Idle mode

bit 12-5	Unimplemented: Read as '0
----------	---------------------------

- bit 4 OCFLT: PWM Fault Condition Status bit
 - 1 = PWM Fault condition has occurred (cleared in hardware only)
 - 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
- bit 3 OCTSEL: Output Compare Timer Select bit
 - 1 = Timer3 is the clock source for Compare x
 - 0 = Timer2 is the clock source for Compare x

bit 2-0 OCM<2:0>: Output Compare Mode Select bits

- 111 = PWM mode on OCx, Fault pin enabled
 - 110 = PWM mode on OCx, Fault pin disabled
 - 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low, generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high, compare event forces OCx pin low
 - 001 = Initialize OCx pin low, compare event forces OCx pin high
 - 000 = Output compare channel is disabled

NOTES:

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters (ADC), etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active-low slave select).

In Master mode operation, SCK is a clock output but in Slave mode, it is a clock input.




FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

16.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on \overline{SSx} .

Note:	This	insures	that	the	first	fr	ame
	transr	nission a	after	initializa	ation	is	not
	shifte	d or corru	pted.				

- 2. In non-framed 3-wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = <u>0</u>, always place a pull-down resistor on SSx.
- **Note:** This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the SSx pin, which indicates the start of a data frame.
- Note: Not all third-party devices support Frame mode timing. Refer to the SPI electrical characteristics for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.
- 5. To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

16.2 SPI Resources

Many useful resources related to SPI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en546064

16.2.1 KEY RESOURCES

- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

16.3 SPI Control Registers

REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN		SPISIDL	_	_	—	—	
bit 15							bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
0-0	SPIROV	0-0	0-0	0-0	0-0	SPITBF	SPIRBF
 bit 7	JEIKOV	_				SFILDE	bit (
Legend:		C = Clearable					
R = Readabl		W = Writable			mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14 bit 13 bit 12-7 bit 6	0 = Disables Unimplemen SPISIDL: Sto 1 = Discontin 0 = Continue Unimplemen SPIROV: Rec 1 = A new by previous	module ited: Read as '(p in Idle Mode ue module ope module operati ited: Read as '(ceive Overflow	bit ration when do fon in Idle mod o' Flag bit pletely receive xBUF register	evice enters Id de ed and discard	and SSx as seri lle mode led. The user sc		read the
bit 5-2	Unimplemen	ted: Read as ')'				
bit 1	-	x Transmit Buff		bit			
	0 = Transmit Automatically		KB is empty e when CPU v	writes SPIxBU	F location, loadi		SPIxSR.
bit 0	SPIRBF: SPI	x Receive Buffe	er Full Status I	bit			
	 0 = Receive i Automatically 		SPIxRXB is e when SPIx t	transfers data	from SPIxSR to BUF location, r		(B.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—			DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0>(2	-)	PPRE<	<1:0> ⁽²⁾
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	nted: Read as '	0'				
bit 12		able SCKx pin	-				
		SPI clock is disa SPI clock is ena		ctions as I/O			
bit 11		able SDOx pin					
		-		functions as I/O)		
		is controlled b			,		
bit 10	MODE16: Wo	ord/Byte Comm	nunication Sel	ect bit			
		ication is word- ication is byte-					
bit 9		ata Input Sam					
	Master mode						
		a sampled at e					
	Slave mode:	a sampled at m		Sulput lime			
		e cleared when	SPIx is used	in Slave mode.			
bit 8	CKE: SPIx C	lock Edge Sele	ect bit ⁽¹⁾				
					clock state to Id		
bit 7		Select Enable			ock state to activ	e clock state (see bit 0)
		used for Slave		ue).			
				rolled by port fu	unction		
bit 6	CKP: Clock F	Polarity Select	oit				
			•	ve state is a lov e state is a higł			
bit 5	MSTEN: Mas	ster Mode Enat	ole bit				
	1 = Master m 0 = Slave mo						
	The CKE bit is not		amed SPI mo	des. The user s	should program	this bit to '0' fo	or the Frame
	SPI modes (FRME	$\pm in = \pm j.$					

- 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
- 3: This bit must be cleared when FRMEN = 1.

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

- **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

			11.0	11.0	11.0		11.0
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL		—		—	_
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
	_	_		_		FRMDLY	
bit 7							bit
Legend:							
•	, hit	W - Writchlo h	:+		antad hit rad	ad aa '0'	
R = Readable		W = Writable b	IL	U = Unimplem			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkno	own
bit 15	1 = Framed S	med SPIx Suppo SPIx support ena SPIx support disa	bled (SSx p	oin used as frame	e sync pulse	input/output)	
bit 14	SPIFSD: Fra	me Sync Pulse D	Direction Co	ontrol bit			
	•	nc pulse input (s nc pulse output	,				
bit 13	FRMPOL: Fr						

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

1 = Frame sync pulse is active-high 0 = Frame sync pulse is active-low

FRMDLY: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock

This bit must not be set to '1' by the user application.

Unimplemented: Read as '0'

Unimplemented: Read as '0'

bit 12-2

bit 1

bit 0

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The dsPIC33FJXXXGPX06A/X08A/X10A devices have up to two I²C interface modules, denoted as I2C1 and I2C2. Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module 'x' (x = 1 or 2) offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C Port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation; detects bus collision and will arbitrate accordingly

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the l^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I²C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, please refer to the "*dsPIC33F/PIC24H Family Reference Manual*".




FIGURE 17-1: I^2C^{TM} BLOCK DIAGRAM (x = 1 OR 2)

17.2 ²C Resources

Many useful resources related to I^2C are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546064

17.2.1 KEY RESOURCES

- Section 11. "Inter-Integrated Circuit™ (I²C™)" (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

17.3 I²C Control Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15				•			bit 8
	5444.6						
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0
Legend:		U = Unimplei	nented bit, rea	d as '0'			
R = Readabl	e bit	W = Writable		HS = Set in h	nardware	HC = Cleared	in hardware
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	
			·				
bit 15	12CEN: 12Cx	Enable bit					
						as serial port pir	าร
	0 = Disables	the I2Cx modu	lle. All I ² C pins	are controlled	by port functio	ns	
bit 14	Unimplemen	ted: Read as	0'				
bit 13	I2CSIDL: Sto	p in Idle Mode	bit				
		•	eration when de		n Idle mode		
bit 12		-	ontrol bit (wher		l ² C slave)		
	1 = Release \$,		
	0 = Hold SCL	x clock low (cl	ock stretch)				
	If STREN = 1						
						elease clock). H	lardware clear
	If STREN = 0				id of slave rece	ption.	
			v only write '1'	to release clo	ck). Hardware o	lear at beginnin	o of slave
	transmission.		, ,		,	0	0
bit 11	IPMIEN: Intel	lligent Periphe	al Managemer	nt Interface (IF	PMI) Enable bit		
			all addresses A	cknowledged			
	0 = IPMI mod	le disabled					
bit 10		Slave Address					
		is a 10-bit slav					
bit 9		able Slew Rate					
bit 0		control disable					
		control enable					
bit 8	SMEN: SMB	us Input Levels	s bit				
		O pin threshold MBus input th	ls compliant wi	ith SMBus spe	ecification		
bit 7		•	e bit (when ope	rating as I ² C s	slave)		
				-	eived in the I2C	xRSR	
		is enabled for					
		call address di					
bit 6			n Enable bit (w	hen operating	as I ² C slave)		
		Inction with SC		. In the set			
			ive clock streto	•			
				uning			

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master) 1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	 PEN: Stop Condition Enable bit (when operating as I²C master) 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	 RSEN: Repeated Start Condition Enable bit (when operating as I²C master) 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence 0 = Repeated Start condition not in progress
bit 0	 SEN: Start Condition Enable bit (when operating as I²C master) 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence 0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC
ACKSTAT	TRSTAT		_	_	BCL	GCSTAT	ADD10
bit 15						1	bit 8
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit (
Legend:		U = Unimplei	nented bit, rea	ad as '0'		C = Clear onl	v bit
R = Readable	bit	W = Writable		HS = Set in h	ardware	HSC = Hardwa	-
-n = Value at I		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkn	
	•••		•	0 200000			
bit 15	ACKSTAT: A	cknowledge St	atus bit				
	· ·	•		e to master trar	nsmit operation)	
		ceived from sla					
		ived from slav or clear at en	-	nowledae.			
bit 14				•	ster, applicable	to master trans	mit operation
		ansmit is in pro		-	2 I I		·
		ansmit is not ir					
				smission. Hard	ware clear at e	nd of slave Ack	nowledge.
bit 13-11	-	ted: Read as					
bit 10		Bus Collision		ing a master o	neration		
	0 = No collision			ing a master o	peration		
	Hardware set	at detection o	f bus collision.				
bit 9		neral Call State					
		all address wa all address wa		4			
					ss. Hardware o	lear at Stop det	ection.
bit 8		it Address Sta	•				
	1 = 10-bit add	dress was mat	ched				
		lress was not					1.1.1
L:1 7			-	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.
bit 7		e Collision Det		ster failed here	ause the I ² C mo	odule is busy	
	0 = No collision					Judie 15 Busy	
	Hardware set	at occurrence	of write to I20	CxTRN while b	usy (cleared by	/ software).	
bit 6		ive Overflow F	-				
	1 = A byte wa 0 = No overflo		ile the I2CxR0	CV register is s	till holding the	previous byte	
			transfer I2CxR	SR to I2CxRC	V (cleared by s	software).	
bit 5		dress bit (whe		-	, j	,	
	1 = Indicates	that the last by	te received w	as data			
				as device add		alava hit-	
bit 4		ar at device at	uress match.	⊓aroware set	by reception of	slave byte.	
MT /I	P: Stop bit						
	1 = Indicates	that a Ston hit	has been det	ected last			
		that a Stop bit /as not detecte		ected last			

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read - indicates data transfer is output from slave 0 = Write - indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	-	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJXXXGPX06A/X08A/X10A device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8 or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART is shown in Figure 18-1. The UART module consists of the key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM



- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
 - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

18.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

18.2 UART Resources

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546064

18.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

18.3 UART Control Registers

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

USIDL R/W-0 HC K ABAUD HC = Hardwa W = Writable '1' = Bit is set UARTx Enable bit Tx is enabled; all U Tx is disabled; all U Tx is disabled; all U mented: Read as '0 top in Idle Mode bit pontinue module operat DA [®] Encoder and De [®] encoder and deco [®] encoder and deco	bit t(1) JARTx pins an JARTx pins a 0' t eration when tion in Idle mo ecoder Enab oder enabled oder disabled	'0' = Bit is cle re controlled by re controlled by device enters l ode le bit ⁽²⁾	v UARTx as defi y port latches; U	R/W-0 L<1:0> d as '0' x = Bit is unkr ned by UEN<1:	:0>
K ABAUD HC = Hardwa W = Writable '1' = Bit is set : UARTx Enable bit Tx is enabled; all U Tx is disabled; all U nal mented: Read as 'u top in Idle Mode bit pontinue module operation QA [®] Encoder and D ® encoder and decome	URXINV re cleared bit t(1) JARTx pins all JARTx pins all JARTx pins all o' t eration when tion in Idle mo ecoder Enabled oder enabled oder disabled	BRGH U = Unimplet '0' = Bit is cle re controlled by re controlled by device enters I ode le bit ⁽²⁾	PDSEI mented bit, reac eared v UARTx as defi y port latches; U	L<1:0> d as '0' x = Bit is unkr ned by UEN<1:	R/W-0 STSEL bit 0
K ABAUD HC = Hardwa W = Writable '1' = Bit is set : UARTx Enable bit Tx is enabled; all U Tx is disabled; all U nal mented: Read as 'u top in Idle Mode bit pontinue module operation QA [®] Encoder and D ® encoder and decome	URXINV re cleared bit t(1) JARTx pins all JARTx pins all JARTx pins all o' t eration when tion in Idle mo ecoder Enabled oder enabled oder disabled	BRGH U = Unimplet '0' = Bit is cle re controlled by re controlled by device enters I ode le bit ⁽²⁾	PDSEI mented bit, reac eared v UARTx as defi y port latches; U	L<1:0> d as '0' x = Bit is unkr ned by UEN<1:	STSEL bit C nown :0>
K ABAUD HC = Hardwa W = Writable '1' = Bit is set : UARTx Enable bit Tx is enabled; all U Tx is disabled; all U nal mented: Read as 'u top in Idle Mode bit pontinue module operation QA [®] Encoder and D ® encoder and decome	URXINV re cleared bit t(1) JARTx pins all JARTx pins all JARTx pins all o' t eration when tion in Idle mo ecoder Enabled oder enabled oder disabled	BRGH U = Unimplet '0' = Bit is cle re controlled by re controlled by device enters I ode le bit ⁽²⁾	PDSEI mented bit, reac eared v UARTx as defi y port latches; U	L<1:0> d as '0' x = Bit is unkr ned by UEN<1:	STSEL bit C nown :0>
HC = Hardwa W = Writable '1' = Bit is set : UARTx Enable bit Tx is enabled; all U Tx is disabled; all U Tx is disabled; all U nal mented: Read as 'd otop in Idle Mode bit portinue module operat outinue module operat OA [®] Encoder and De [®] encoder and deco	re cleared bit t(1) JARTx pins an JARTx pins a 0' t eration when tion in Idle mo ecoder Enab oder enabled oder enabled	U = Unimplet '0' = Bit is cle re controlled by re controlled by device enters I ode le bit ⁽²⁾	mented bit, reac eared / UARTx as defi y port latches; U	d as '0' x = Bit is unkr ned by UEN<1:	bit C nown :0>
W = Writable '1' = Bit is set : UARTx Enable bit Tx is enabled; all U Tx is disabled; all U mented: Read as 'd otop in Idle Mode bit ontinue module operation inue module operation OA [®] Encoder and Da P encoder and deco	bit t(1) JARTx pins an JARTx pins a 0' t eration when tion in Idle mo ecoder Enab oder enabled oder disabled	'0' = Bit is cle re controlled by re controlled by device enters l ode le bit ⁽²⁾	eared / UARTx as defi y port latches; U	x = Bit is unkr ned by UEN<1:	nown :0>
W = Writable '1' = Bit is set : UARTx Enable bit Tx is enabled; all U Tx is disabled; all U mented: Read as 'd otop in Idle Mode bit ontinue module operation inue module operation OA [®] Encoder and Da P encoder and deco	bit t(1) JARTx pins an JARTx pins a 0' t eration when tion in Idle mo ecoder Enab oder enabled oder disabled	'0' = Bit is cle re controlled by re controlled by device enters l ode le bit ⁽²⁾	eared / UARTx as defi y port latches; U	x = Bit is unkr ned by UEN<1:	:0>
'1' = Bit is set : UARTx Enable bit Tx is enabled; all U Tx is disabled; all U nal mented: Read as '0 top in Idle Mode bit ontinue module operation on the module operation OA [®] Encoder and De [®] encoder and deco	t(1) JARTx pins an JARTx pins a 0' t eration when tion in Idle mo ecoder Enab oder enabled oder disabled	'0' = Bit is cle re controlled by re controlled by device enters l ode le bit ⁽²⁾	eared / UARTx as defi y port latches; U	x = Bit is unkr ned by UEN<1:	:0>
: UARTx Enable bit Tx is enabled; all U Tx is disabled; all U nal mented: Read as '(top in Idle Mode bit portinue module operation ontinue module operation OA [®] Encoder and D [®] encoder and deco	t(1) JARTx pins at JARTx pins a 0' t eration when tion in Idle m ecoder Enab oder enabled oder disabled	re controlled by re controlled by device enters I ode le bit ⁽²⁾	v UARTx as defi y port latches; U	ned by UEN<1:	:0>
Tx is enabled; all U Tx is disabled; all U nal mented: Read as 'd top in Idle Mode bit pontinue module operat oue module operat OA [®] Encoder and D [®] encoder and deco	JARTx pins an JARTx pins a 0' t eration when tion in Idle mo ecoder Enab oder enabled oder disabled	re controlled by device enters I ode le bit ⁽²⁾	y port latches; U		
top in Idle Mode bit ontinue module operation inue module operation M [®] Encoder and D [®] encoder and deco	t eration when tion in Idle m ecoder Enab oder enabled oder disabled	ode le bit ⁽²⁾	dle mode		
ontinue module operation inue module operation OA [®] Encoder and D [®] encoder and deco	eration when tion in Idle m lecoder Enab oder enabled oder disabled	ode le bit ⁽²⁾	dle mode		
inue module operation A [®] Encoder and D [®] encoder and deco [®] encoder and deco	tion in Idle m lecoder Enab oder enabled oder disabled	ode le bit ⁽²⁾	dle mode		
[®] encoder and deco [®] encoder and deco	oder enabled oder disabled				
$^{\mathbb{B}}$ encoder and deco	oder disabled				
Mode Selection for					
	UxRTS Pin I	oit			
TS pin in Simplex m TS pin in Flow Cont					
mented: Read as '	0'				
>: UARTx Pin Enat	ble bits				
X and UxRX pins a	and UxRTS pi TS pins are e	ns are enabled nabled and use	l and used ed; UxCTS pin c	controlled by po	rt latches
Vake-up on Start bit	t Detect Durir	ng Sleep Mode	Enable bit		
rdware on following		xRX pin; interro	upt generated o	n falling edge; t	bit cleared
-	Mode Selec	t bit			
-		. ~!.			
Auto-Baud Enable	bit				
e other data; cleare	ed in hardwa	re upon comple	•	eception of a Sy	ync field (55h
	X and UxRX pins a latches Vake-up on Start bi Tx will continue to rdware on following vake-up enabled : UARTx Loopback oble Loopback mode oble Loopback mode oble Loopback mode oble Loopback mode oble Loopback mode oble baud rate measure trate measuremen	X and UxRX pins are enabled a latches Vake-up on Start bit Detect Durin Tx will continue to sample the U irdware on following rising edge vake-up enabled :: UARTx Loopback Mode Selec ble Loopback mode black mode is disabled Auto-Baud Enable bit ble baud rate measurement on the re other data; cleared in hardward a rate measurement disabled or	X and UxRX pins are enabled and used; UxCT latches Vake-up on Start bit Detect During Sleep Mode Tx will continue to sample the UxRX pin; internard rdware on following rising edge vake-up enabled :: UARTx Loopback Mode Select bit ole Loopback mode oback mode is disabled Auto-Baud Enable bit ole baud rate measurement on the next character of the other data; cleared in hardware upon completed	X and UxRX pins are enabled and used; UxCTS and UxRTS/E latches Vake-up on Start bit Detect During Sleep Mode Enable bit Tx will continue to sample the UxRX pin; interrupt generated o rdware on following rising edge vake-up enabled :: UARTx Loopback Mode Select bit ble Loopback mode bback mode is disabled Auto-Baud Enable bit ble baud rate measurement on the next character - requires re re other data; cleared in hardware upon completion d rate measurement disabled or completed	Vake-up on Start bit Detect During Sleep Mode Enable bit Tx will continue to sample the UxRX pin; interrupt generated on falling edge; irdware on following rising edge vake-up enabled :: UARTx Loopback Mode Select bit ole Loopback mode oback mode is disabled Auto-Baud Enable bit ole baud rate measurement on the next character - requires reception of a S re other data; cleared in hardware upon completion

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	HC = Hardware cleared	C = Clear only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15.13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits 11 = Reserved; do not use 10 = Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the transmit buffer becomes empty 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer) bit 14 UTXINV: Transmit Polarity Inversion bit If IREN = 0: 1 = UxTX Idle state is '0' 0 = UxTX Idle state is '1' If IREN = 1: 1 = IrDA[®] encoded UxTX Idle state is '1' 0 = IrDA[®] encoded UxTX Idle state is '0' bit 12 Unimplemented: Read as '0' bit 11 UTXBRK: Transmit Break bit 1 = Send Sync Break on next transmission - Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed UTXEN: Transmit Enable bit⁽¹⁾ bit 10 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port bit 9 UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written bit 8 **TRMT:** Transmit Shift Register Empty bit (read-only) 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit ($1 \rightarrow 0$ transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read
	0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

19.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

19.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXGPX06A/X08A/X10A devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- · 0-8 bytes data length
- · Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation

- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

Extended Data Frame:

An extended data frame is similar to a standard data frame, but also includes an extended identifier.

Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of two sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



19.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module cannot be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

19.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0			
—	—	CSIDL	ABAT	—		REQOP<2:0>				
bit 15							bit			
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
	OPMODE<2:0		_	CANCAP –	_	_	WIN			
bit 7							bit			
Legend:			L :4			1 (0)				
R = Readable		W = Writable		-	nented bit, read		nicd			
-n = Value at P	UK	'1' = Bit is se	L	'0' = Bit is cle	areu	r = Bit is Rese	iveu			
bit 15-14	Unimplemer	nted: Read as	0'							
bit 13	CSIDL: Stop	in Idle Mode b	bit							
		ue module operation		levice enters Id	le mode					
bit 12		All Pending Tra								
	1 = Signal all	transmit buffe	rs to abort trar		borted					
bit 11	Reserved: D	o not use								
bit 10-8	REQOP<2:0>: Request Operation Mode bits									
	110 = Resen 101 = Resen 100 = Set Co 011 = Set Lis 010 = Set Lo 001 = Set Dis	sten All Messag ved - do not us ved - do not us onfiguration mo sten Only Mode opback mode sable mode ormal Operation	e e de e							
bit 7-5	OPMODE<2:	:0>: Operation	Mode bits							
	110 = Reserv 101 = Reserv 100 = Module 011 = Module 010 = Module 001 = Module		ation mode nly mode k mode mode							
bit 4	Unimplemer	nted: Read as	0'							
bit 3		put capture ba		Capture Event nessage receiv						
bit 2-1	Unimplemer	ted: Read as	0'							
bit 0	WIN: SFR M	lap Window Se	lect bit							
	1 = Use filter									
	0 = Use buffe	an an dia al a sa d								

REGISTER 19-1: CiCTRL1: ECAN™ CONTROL REGISTER 1

REGISTER 19-2: CiCTRL2: ECAN™ CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	_	—		_
bit 15	-	-					bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	_			DNCNT<4:0>		
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4-0	DNCNT<4:0>	•: DeviceNet™	Filter Bit Num	nber bits			
	11111 = Inv a	alid selection					
	•						
	•						
	•						
	10010 = Inva	lid selection					
	10001 = Con	npare up to dat	a byte 3, bit 6	with EID<17>			
	•						
	•						
	• $00001 = Con$	npare up to dat	a hvte 1 bit 7	with FID<0>			
		ipale up to dat					

00000 = Do not compare data bytes

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
	—				FILHIT<4:0)>	
bit 15							bit
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
_				ICODE<6:0>			
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	Unimplement	ed. Read as '	0'				
bit 12-8	FILHIT<4:0>:						
511 12 0	10000-11111						
	01111 = Filter						
	•						
	•						
	• 00001 = Filter	· 1					
	00000 = Filter	-					
bit 7	Unimplement	ed: Read as '	0'				
bit 6-0	ICODE<6:0>:						
	1000101-111 1000100 = FH 1000011 = Re 1000010 = W 1000001 = Er 1000000 = No 0010000-011 0001111 = RE	FO almost full eceiver overflo ake-up interru ror interrupt interrupt 1111 = Reset	interrupt ow interrupt pt rved				
	• • 0001001 = RE 000110 = RE 0000111 = TF 0000101 = TF 0000100 = TF 0000011 = TF 0000011 = TF 0000010 = TF 0000001 = TF 0000001 = TF	38 buffer inter RB7 buffer inte RB6 buffer inte RB6 buffer inte RB4 buffer inte RB3 buffer inte RB2 buffer inte RB1 buffer inte	rupt errupt errupt errupt errupt errupt errupt errupt errupt				

REGISTER 19-3: CIVEC: ECAN™ INTERRUPT CODE REGISTER

REGISTER 19-4:	CIFCTRL: ECAN™ FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>		—	—	_	—	—
bit 15							bit 8
U-0	U-0		DAMA	DAMO	R/W-0	DAMO	
0-0	0-0	U-0	R/W-0	R/W-0	FSA<4:0>	R/W-0	R/W-0
 bit 7	_				F5A54.02		bit 0
							DILU
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 12 5	110 = 32 buff 101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe	red; do not use ers in DMA RA ers in DMA RA ers in DMA RA rers in DMA RA rs in DMA RAM rs in DMA RAM rs in DMA RAM	M M M I				
bit 12-5 bit 4-0	-	0 buffer 31 buffer		its			

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
—			FBP<5:0>							
pit 15							bit 8			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
_	—			FNRB<	5:0>					
oit 7							bit C			
L egend: R = Readable	e bit	W = Writable b	it	U = Unimplemer	ited bit, re	ad as '0'				
n = Value at	POR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unkr	nown			
oit 15-14	Unimpleme	ented: Read as '0'								
oit 13-8	FBP<5:0>:	FIFO Write Buffer	Pointer bits							
	011111 = F									
	011110 = F	RB30 buffer								
	•									
	•									
	000001 = TRB1 buffer 000000 = TRB0 buffer									
oit 7-6		ented: Read as '0'								
oit 5-0	-	: FIFO Next Read		tor bite						
л 5-0	011111 = F									
	011111 – F									
	•									
	•									
	• 000001 = T	DD1 huffor								
	$\cdots \cdots \cdots = 1$									

REGISTER 19-5: CiFIFO: ECAN™ FIFO STATUS REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15					•	•	bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	0-0	FIFOIF	RBOVIF	RBIF	TBIF
bit 7					IXBO VII	NDII	bit (
Legend:		C = Clear onl	•				
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown
bit 15-14	Unimplemer	nted: Read as '	0'				
bit 13	-	smitter in Error		bit			
	1 = Transmitt	ter is in Bus Of	state				
	0 = Transmit	ter is not in Bus	off state				
bit 12		mitter in Error		sive bit			
		ter is in Bus Pa ter is not in Bus		`			
bit 11		iver in Error Sta		-			
		is in Bus Pass					
	0 = Receiver	is not in Bus P	assive state				
bit 10	TXWAR: Tra	nsmitter in Erro	r State Warni	ng bit			
		ter is in Error W	-				
		ter is not in Erro	-				
bit 9		ceiver in Error is in Error War	•	DIT			
		is not in Error	-				
bit 8		Insmitter or Red	-		bit		
		ter or receiver i		•			
		ter or receiver i		•			
bit 7		d Message Rec		ot Flag bit			
		request has oc request has no					
bit 6	-	Wake-up Activ		ag hit			
		request has oc		ag bit			
		request has no					
bit 5	ERRIF: Error	r Interrupt Flag	bit (multiple s	ources in CiINT	F<13:8> regist	er)	
		request has oc					
	•	request has no					
bit 4	-	nted: Read as '					
bit 3		O Almost Full In		it			
		request has oc request has no					
bit 2		Buffer Overflo		ag bit			
5.1.2		request has oc					
	0 = Interrupt	request has no	t occurred				
bit 1		Iffer Interrupt Fl					
		request has oc					
	0 = Interrupt	roducer hae ho	LUCCULLOA				
L:1 0	-	-					
bit 0	TBIF: TX But	ffer Interrupt Fla request has oc	ag bit				

REGISTER 19-6: CIINTF: ECAN™ INTERRUPT FLAG REGISTER

REGISTER 19-7: CIINTE: ECAN™ INTERRUPT ENABLE REGISTER											
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
			_								
bit 15							bit				
D 444 0	5444.0	D 444 0		D 444 0	Dates	Dates	D N N O				
R/W-0		R/W-0 R/W-0 U-0 VAKIE ERRIE —	R/W-0	R/W-0	R/W-0	R/W-0					
IVRIE bit 7	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE				
							DI				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
hit 15 0	Unimplomor	ted. Dood oo f	o,'								
bit 15-8	-	nted: Read as '									
bit 7		d Message Inter	•	bit							
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
		•									
bit 6	WAKIE: Bus Wake-up Activity Interrupt Enable bit										
	1 = Interrupt request enabled										
	-	0 = Interrupt request not enabled									
bit 5		Interrupt Enab									
	1 = Interrupt request enabled										
	0 = Interrupt	request not ena	abled								
bit 4	Unimplemen	nted: Read as '	0'								
bit 3	FIFOIE: FIFO) Almost Full In	terrupt Enabl	e bit							
	1 = Interrupt request enabled										
	0 = Interrupt	request not ena	abled								
bit 2	RBOVIE: RX	Buffer Overflow	v Interrupt Er	nable bit							
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 1		iffer Interrupt Er									
		request enable									
	0 = Interrupt	request not ena	abled								
bit 0		ffer Interrupt En									
		request enable									
	0 = Interrupt	request not ena	abled								

REGISTER 19-7: CIINTE: ECAN™ INTERRUPT ENABLE REGISTER

REGISTER 19-8: CiEC: ECAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	
		TERRO	CNT<7:0>				
						bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	
		RERR	CNT<7:0>				
						bit 0	
it	W = Writable bit		U = Unimplemented bit, read as '0'				
OR	'1' = Bit is set '0' = Bit is cleared x = Bit is unkr		x = Bit is unkno	wn			
	R-0	R-0 R-0 it W = Writable bit	R-0 R-0 R-0 RERRO it W = Writable bit	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> U = Unimplement	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> U = Unimplemented bit, real	TERRCNT<7:0> R-0 R-0 R-0 R-0 RERRCNT<7:0> U = Unimplemented bit, read as '0'	

bit 15-8 **TERRCNT<7:0>:** Transmit Error Count bits

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

REGISTER 19-9: CiCFG1: ECAN[™] BAUD RATE CONFIGURATION REGISTER 1

			11.0				11.0			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	—	—	—	_				
bit 15							bit 8			
D M M A	5444.0		DM/ 0		5444.0	5444.0	D N N O			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	W<1:0>			BRI	P<5:0>					
bit 7							bit C			
Legend:										
R = Readabl	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	nown					
bit 15-8	Unimplemen	ted: Read as '	0'							
bit 7-6	SJW<1:0>: Synchronization Jump Width bits									
	11 = Length is $4 \times TQ$									
	10 = Length is 3 x TQ									
	01 = Length i									
	00 = Length i									
bit 5-0		Baud Rate Pres								
		⁻ Q = 2 x 64 x 1/	FCAN							
	•									
	•									
	•									
		$Q = 2 \times 3 \times 1/F$								
		⁻ Q = 2 x 2 x 1/F ⁻ Q = 2 x 1 x 1/F								
	00 0000 - I		CAN							

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
_	WAKFIL		_			SEG2PH<2:0>				
bit 15										
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SEG2PHTS	SAM		SEG1PH<2:0>	>		PRSEG<2:0>				
bit 7							bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				
-n = Value at POR '1' = Bit				'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 13-11 bit 10-8 bit 7	 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up Unimplemented: Read as '0' SEG2PH<2:0>: Phase Buffer Segment 2 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ SEG2PHTS: Phase Segment 2 Time Select bit 									
	1 = Freely pr 0 = Maximun	ogrammable n of SEG1PH b	its or Informat		Time (IPT), wh	ichever is grea	ter			
bit 6	1 = Bus line i	le of the CAN b is sampled thre is sampled onc	e times at the							
bit 5-3	111 = Length	 0 = Bus line is sampled once at the sample point SEG1PH<2:0>: Phase Buffer Segment 1 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ 								
bit 2-0	PRSEG<2:0: 111 = Length 000 = Length		Time Segmer	nt bits						

REGISTER 19-11: CIFEN1: ECAN™ ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7						bit 0	
Legend:							
P - Poodoblo	hit	M = M/ritable	hit		monted hit read	ae 'O'	

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 **FLTENn:** Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BF	P<3:0>			F2BF	°<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F1BF	°<3:0>			F0BF	°<3:0>	
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 15-12	1111 = Filte	RX Buffer Writte r hits received in r hits received in	RX FIFO bu	ffer			
	•						
		r hits received in r hits received in					
bit 11-8	1111 = Filte	RX Buffer Writter r hits received in r hits received in	RX FIFO bu	ffer			
	•						
		r hits received in r hits received in					
bit 7-4	1111 = Filte	RX Buffer Writter r hits received in r hits received in	RX FIFO bu	ffer			
	•						
		r hits received in r hits received in					
bit 3-0	1111 = Filte	RX Buffer Writter r hits received in r hits received in	RX FIFO bu	ffer			
	•						
		r hits received in r hits received in					

REGISTER 19-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F7BP	<3:0>			F6B	P<3:0>		
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BP	<3:0>			F4B	P<3:0>		
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, rea	ad as '0'		
					x = Bit is unkr	nown		
bit 15-12		RX Buffer Writt						
		hits received ir hits received ir						
	•		TTOX Duller 1	-				
	•							
	•							
		hits received ir hits received ir						
bit 11-8	1111 = Filter	RX Buffer Writt hits received ir	n RX FIFO bu	uffer				
	1110 = Filter	hits received ir	n RX Buffer 1	4				
	•							
	•							
		hits received ir hits received ir						
bit 7-4	1111 = Filter	RX Buffer Writt hits received ir hits received ir	RX FIFO bu	uffer				
	•							
	•							
	• 0001 = Filter hits received in RX Buffer 1							
		hits received in hits received in						
bit 3-0	F4BP<3:0>:	RX Buffer Writt	en when Filte	er 4 Hits bits				
		hits received ir hits received ir		-				
	•							
	•							
	•							
	0001 = Filter	بنامه بنممه بمانط						

REGISTER 19-14: CIBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BP	°<3:0>			F10B	SP<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
L:1 7	F9BP	<3:0>			F8B	P<3:0>	L:1 (
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemer	nted bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	iown
bit 15-12	F11BP<3:0>:	: RX Buffer Writ	tten when Fill	ter 11 Hits bits			
		hits received in hits received in		-			
	•						
	•						
		hits received ir hits received ir					
bit 11-8		: RX Buffer Wri					
		hits received in hits received in		-			
	•						
	•						
		hits received ir hits received ir					
bit 7-4	F9BP<3:0>: 1111 = Filter	RX Buffer Writt hits received ir hits received ir	en when Filte n RX FIFO bu	er 9 Hits bits Iffer			
	•						
	•						
		hits received in hits received in					
bit 3-0	F8BP<3:0>:	RX Buffer Writt	en when Filte	er 8 Hits bits			
		hits received in hits received in					
	•						
	•						
	•						

REGISTER 19-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F15BP	<3:0>			F14E	3P<3:0>	
bit 15							bit 8
D 444 0	54440	DAALO	D 444 0	D 444 0	D 444 0		5444.0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7	F13BP	<3:0>			F125	3P<3:0>	hit (
							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	1111 = Filter	: RX Buffer Writ hits received in hits received in	RX FIFO bu	ffer			
	•						
	•						
		hits received in hits received in					
bit 11-8	1111 = Filter	RX Buffer Writh hits received in hits received in	RX FIFO bu	ffer			
	•						
		hits received in hits received in					
bit 7-4	1111 = Filter 1110 = Filter	RX Buffer Writh hits received in hits received in	RX FIFO bu	ffer			
	•						
		hits received in hits received in					
bit 3-0	1111 = Filter	RX Buffer Writh hits received in hits received in	RX FIFO bu	ffer			
		hits received in hits received in					

REGISTER 1		nSID: ECAN™				•	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			SID<	<10:3>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
			EXIDE	_	EID<1	17:16>	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-5	SID<10:0>: 3	Standard Identifi	er bits				
	•	e address bit SID e address bit SID					
bit 4	C C	nted: Read as 'o					
bit 3	EXIDE: Exte	ended Identifier B	-nable bit				
	If MIDE = 1 t						
		nly messages wit	th extended i	dentifier addres	sses		
		nly messages with					
	If MIDE = 0 t						
	Ignore EXID	DE bit.					

bit 2
 Unimplemented: Read as '0'

 bit 1-0
 EID<17:16>: Extended Identifier bits

 1 = Message address bit EIDx must be '1' to match filter

 0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-17: CIRXFnEID: ECAN™ ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is			nown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7M	SK<1:0>	F6MS	<<1:0>	F5MS	K<1:0>	F4MSk	<<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-	SK<1:0>	F2MSł	<<1:0>	F1MS	K<1:0>	FOMSK	
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15-14		: Mask Source	e for Filter 7 b	it			
		ed; do not use ince Mask 2 reg	nietore contaiu	n mask			
		ince Mask 2 reg					
		ince Mask 0 reg	•				
bit 13-12		: Mask Source	e for Filter 6 b	bit			
		ed; do not use Ince Mask 2 reg	nisters contai	n mask			
		ince Mask 1 reg					
	00 = Accepta	ince Mask 0 reg	gisters contai	n mask			
bit 11-10		: Mask Source	e for Filter 5 b	vit			
		ed; do not use ince Mask 2 reg	gisters contail	n mask			
	01 = Accepta	nce Mask 1 reg	gisters contai	n mask			
	-	nce Mask 0 reg	-				
bit 9-8		 Mask Source do not use 	e for Filter 4 b	oit			
		ince Mask 2 reg	gisters contai	n mask			
		ince Mask 1 rec	-				
L:1 7 0	-	nce Mask 0 reg	-				
bit 7-6		 Mask Source do not use 	e for Filter 3 b	olt			
	10 = Accepta	ince Mask 2 reg					
		ince Mask 1 reg					
bit 5-4	-	ince Mask 0 rec : Mask Source	-				
		ed; do not use		ni (
		nce Mask 2 reg	-				
		ince Mask 1 reg ince Mask 0 reg					
bit 3-2	•	: Mask Source	-				
		ed; do not use					
	•	nce Mask 2 reg	-				
		ince Mask 1 reg ince Mask 0 reg					
bit 1-0		: Mask Source	-				
		ed; do not use					
	10 = Accepta	ince Mask 2 reg	-				
		ince Mask 1 reg ince Mask 0 reg					
			gioloro coritali	in muon			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15N	ISK<1:0>	F14MS	<<1:0>	F13M	SK<1:0>	F12MSF	<<1:0>
bit 15		ł				ł	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11M	ISK<1:0>	F10MS	< <1:0>	F9MS	SK<1:0>	F8MSK	.<1:0>
bit 7							bit
							
Legend:	a hit				mented bit wood	'0'	
R = Readabl		W = Writable I	DIT	-	mented bit, read		
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	JWN
bit 15-14	F15MSK~1.0	>: Mask Source	a for Filtor 15 l	hit			
51115-14	11 = Reserve			bit			
		nce Mask 2 reg	isters contain	mask			
	•	nce Mask 1 reg					
	00 = Accepta	nce Mask 0 reg	isters contain	mask			
bit 13-12		>: Mask Source	e for Filter 14 I	bit			
	11 = Reserve	-,					
		nce Mask 2 reg nce Mask 1 reg					
		nce Mask 1 reg					
bit 11-10	-	>: Mask Source					
	11 = Reserve			~~~			
	10 = Accepta	nce Mask 2 reg	isters contain	mask			
		nce Mask 1 reg					
	-	nce Mask 0 reg					
bit 9-8		>: Mask Source	e for Filter 12 I	bit			
	11 = Reserve	nce Mask 2 reg	listers contain	mask			
		nce Mask 1 reg					
	•	nce Mask 0 reg					
bit 7-6	F11MSK<1:0	>: Mask Source	e for Filter 11 b	oit			
	11 = Reserve						
		nce Mask 2 reg					
		nce Mask 1 reg					
hit E A	-	nce Mask 0 reg					
bit 5-4	11 = Reserve	Hask Source d: do not use		DIL			
		nce Mask 2 reg	isters contain	mask			
		nce Mask 1 reg					
	00 = Accepta	nce Mask 0 reg	isters contain	mask			
bit 3-2	F9MSK<1:0>	: Mask Source	for Filter 9 bit				
	11 = Reserve	,					
	•	nce Mask 2 reg					
		nce Mask 1 reg nce Mask 0 reg					
bit 1-0	-	: Mask Source					
	11 = Reserve						
		nce Mask 2 reg	listers contain	mask			
		nce Mask 2 reg					

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			SID	<10:3>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
	SID<2:0>			MIDE		EID<1	7:16>
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit				U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-5	SID<10:0>:	Standard Identif	ier bits				
	1 = Include	bit SIDx in filter c	omparison				
	0 = Bit SIDx	is don't care in fi	ilter comparis	son			
bit 4	Unimpleme	nted: Read as '0)'				
bit 3	MIDE: Iden	tifier Receive Mo	de bit				
	0 = Match e	only message typ either standard or (Filter SID) = (Me	extended a	ddress messag	e if filters match	י. ו	DE bit in filter
bit 2	Unimpleme	nted: Read as 'o)'				
bit 1-0	EID<17:16>	: Extended Ident	ifier bits				
	1 = Include	bit EIDx in filter of	comparison				

REGISTER 19-21: CIRXMnEID: ECAN™ ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID)<7:0>			
bit 7							bit 0
Legend:							
-							
R = Readable bit W = Writable bit		DIT	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

REGISTER 19-22: CiRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL15:RXFUL0: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 19-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL31:RXFUL16:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 19-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

bit 7

RXOVF15:RXOVF0: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

REGISTER 19-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF31:RXOVF16: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

bit 0

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>
bit 15							bit 8
					D # 44 A		
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-8	See Definition	on for Bits 7-0,	Controls Buf	fer n			
bit 7		/RX Buffer Sele					
		Bn is a transm					
L H 0		RBn is a receive					
bit 6		essage Aborted					
	1 = Message 0 = Message	completed trar	smission succ	essfully			
bit 5	TXLARBm:	Message Lost	Arbitration bit ⁽¹)			
		lost arbitration did not lose ar					
bit 4	TXERRm: E	rror Detected D	Ouring Transmi	ssion bit ⁽¹⁾			
		or occurred wh or did not occu	•	•			
bit 3	TXREQm: N	lessage Send F	Request bit				
					it will automatica equest a messag		the message
bit 2	RTRENm: Au	uto-Remote Tra	Insmit Enable	oit			
		emote transmit emote transmit					
bit 1-0	TXmPRI<1:0	>: Message Ti	ransmission Pr	iority bits			
		message prior					
		a mark a all a financia a	oggo priority				
	10 = High integration	ermediate mes					

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

REGISTER 19-27: CITRBnSID: ECAN™ BUFFER n STANDARD IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_			SID<10:6>		
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

SID<5:0>	SRR	IDE
bit 7		bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	 1 = Message will request remote transmission 0 = Normal message
bit 0	IDE: Extended Identifier bit
	1 = Message will transmit extended identifier

0 = Message will transmit standard identifier

REGISTER 19-28: CITRBnEID: ECAN™ BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
	_			EID<17:14>					
bit 15				·			bit 8		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
			EID	<13:6>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

REGISTER 19-29: CiTRBnDLC: ECAN™ BUFFER n DATA LENGTH CONTROL (n = 0, 1, ..., 31)

						•	· · ·		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
		EID<	:5:0>			RTR	RB1		
bit 15							bit 8		
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	_	—	RB0	DLC<3:0>					
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-10	EID<5:0>: EX	tended Identif	er bits						
bit 9	RTR: Remote	e Transmission	Request bit						
		will request re	•	ssion					
bit 8	RB1: Reserv	ed Bit 1							
	Lleor must so	t this bit to (0)	oor CAN proto						

	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

REGISTER 19-30: CITRBnDm: ECAN™ BUFFER n DATA FIELD BYTE m

 $(n = 0, 1, ..., 31; m = 0, 1, ..., 7)^{(1)}$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
TRBnDm<7:0>										
bit 7							bit 0			
Legend:										

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 **TRBnDm<7:0>:** Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

REGISTER 19-31: CiTRBnSTAT: ECAN™ RECEIVE BUFFER n STATUS (n = 0, 1, ..., 31)

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	FILHIT<4:0>					
						bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	
						bit 0	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unk			x = Bit is unkr	nown			
	— U-0 —	— — — U-0 U-0 — — —	 U-0 U-0 U-0 it W = Writable bit	 U-0 U-0 U-0 U-0 it W = Writable bit U = Unimpler	— — FILHIT<4:0> U-0 U-0 U-0 U-0 — — — — — it W = Writable bit U = Unimplemented bit, read	— — FILHIT<4:0> U-0 U-0 U-0 U-0 — — — — it W = Writable bit U = Unimplemented bit, read as '0'	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffers) Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

20.0 DATA CONVERTER INTERFACE (DCI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Data Converter Interface (DCI)" (DS70288) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

20.1 Module Introduction

The dsPIC33FJXXXGPX06A/X08A/X10A Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- · AC-Link Compliant mode

The DCI module provides the following general features:

- · Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead

20.2 Module I/O Pins

There are four I/O pins associated with the module. When enabled, the module controls the data direction of each of the four pins.

20.2.1 CSCK PIN

The CSCK pin provides the serial clock for the DCI module. The CSCK pin may be configured as an input or output using the CSCKD control bit in the DCICON1 SFR. When configured as an output, the serial clock is provided by the dsPIC33FJXXXGPX06A/X08A/X10A. When configured as an input, the serial clock must be provided by an external device.

20.2.2 CSDO PIN

The Serial Data Output (CSDO) pin is configured as an output only pin when the module is enabled. The CSDO pin drives the serial bus whenever data is to be

transmitted. The CSDO pin is tri-stated, or driven to '0', during CSCK periods when data is not transmitted depending on the state of the CSDOM control bit. This allows other devices to place data on the serial bus during transmission periods not used by the DCI module.

20.2.3 CSDI PIN

The Serial Data Input (CSDI) pin is configured as an input only pin when the module is enabled.

20.2.3.1 COFS Pin

The Codec Frame Synchronization (COFS) pin is used to synchronize data transfers that occur on the CSDO and CSDI pins. The COFS pin may be configured as an input or an output. The data direction for the COFS pin is determined by the COFSD control bit in the DCICON1 register.

The DCI module accesses the shadow registers while the CPU is in the process of accessing the memory mapped buffer registers.

20.2.4 BUFFER DATA ALIGNMENT

Data values are always stored left justified in the buffers since most Codec data is represented as a signed 2's complement fractional number. If the received word length is less than 16 bits, the unused Least Significant bits in the Receive Buffer registers are set to '0' by the module. If the transmitted word length is less than 16 bits, the unused LSbs in the Transmit Buffer register are ignored by the module. The word length setup is described in subsequent sections of this document.

20.2.5 TRANSMIT/RECEIVE SHIFT REGISTER


The DCI module has a 16-bit shift register for shifting serial data in and out of the module. Data is shifted in/ out of the shift register, MSb first, since audio PCM data is transmitted in signed 2's complement format.

20.2.6 DCI BUFFER CONTROL

The DCI module contains a buffer control unit for transferring data between the shadow buffer memory and the Serial Shift register. The buffer control unit is a simple 2-bit address counter that points to word locations in the shadow buffer memory. For the receive memory space (high address portion of DCI buffer memory), the address counter is concatenated with a '0' in the MSb location to form a 3-bit address. For the transmit memory space (high portion of DCI buffer memory), the address counter is concatenated with a '1' in the MSb location.

Note: The DCI buffer control unit always accesses the same relative location in the transmit and receive buffers, so only one address counter is provided.

© 2009-2012 Microchip Technology Inc.



R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
DCIEN	—	DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0					
UNFM	CSDOM	DJST	_	<u> </u>		COFSI	M<1:0>					
bit 7							bit (
Legend:												
R = Readabl	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
bit 15	DCIEN: DCI	Module Enable	bit									
	1 = Module is											
	0 = Module is											
bit 14	-	ted: Read as '										
bit 13		I Stop in Idle C										
		 1 = Module will halt in CPU Idle mode 0 = Module will continue to operate in CPU Idle mode 										
bit 12		Unimplemented: Read as '0'										
bit 11	DLOOP: Digi	DLOOP: Digital Loopback Mode Control bit										
		opback mode is opback mode is		SDI and CSDO	pins internally	connected						
bit 10	CSCKD: San	CSCKD: Sample Clock Direction Control bit										
		n is an input wh n is an output w										
bit 9		CSCKE: Sample Clock Edge Control bit										
		nges on serial on nges on serial of	•	•		• •						
bit 8		me Synchroniza	-	•								
		n is an input wh n is an output w										
bit 7	UNFM: Unde	rflow Mode bit										
		last value writte '0's on a transm			n a transmit un	derflow						
bit 6	CSDOM: Ser	ial Data Output	Mode bit									
		n will be tri-state n drives '0's dur										
bit 5	DJST: DCI D	ata Justification	Control bit									
	synchror	nsmission/recep nization pulse	-	-		-						
hit 4 0		nsmission/recep	-	n one serial cloo	ck cycle after fra	ame synchroniz	ation pulse					
bit 4-2 bit 1-0		ited: Read as '(
	11 = 20-bit A	>: Frame Sync I C-Link mode										
	10 = 16-bit A											
	01 = I ² S Fran	me Sync mode										
	00 = Multi-Ch	nannel Frame S	ync mode									

REGISTER 20-1: DCICON1: DCI CONTROL REGISTER 1

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0				
_	_	_	_	BLEN	l<1:0>	_	COFSG3				
bit 15						1	bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
	COFSG<2:0>		_		WS	<3:0>					
bit 7							bit				
Legend:											
R = Readab		W = Writable	bit	-	nented bit, read						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown				
bit 15-12	-	nted: Read as '									
bit 11-10	BLEN<1:0>: Buffer Length Control bits										
	11 = Four da	ata words will be	buffered be	tween interrupts							
				etween interrupt	S						
	 01 = Two data words will be buffered between interrupts 00 = One data word will be buffered between interrupts 										
	00 = One da	ta word will be b	ouffered betw	veen interrupts							
bit 9	Unimpleme	nted: Read as '	כי								
bit 8-5	COFSG<3:0>: Frame Sync Generator Control bits										
	1111 = Data	frame has 16 w	vords								
	•										
	•										
	0010 = Data frame has 3 words										
	0001 = Data frame has 2 words										
	0000 = Data	frame has 1 wo	ord								
bit 4	Unimpleme	nted: Read as ')'								
bit 3-0	WS<3:0>: D	CI Data Word S	ize bits								
	1111 = Data	word size is 16	bits								
	•										
	•										
	•										
		word size is 5 k									
	0011 = Data	word size is 4 b	oits		1						
	0011 = Data 0010 = Inva	word size is 4 t lid Selection.	oits o not use. U	Inexpected resul							
	0011 = Data 0010 = Inva 0001 = Inva	word size is 4 k lid Selection. D lid Selection. D	oits o not use. U o not use. U	Inexpected resul Inexpected resul Inexpected resul	ts may occur						

REGISTER 20-2: DCICON2: DCI CONTROL REGISTER 2

REGISTER 20-3: DCICON3: DCI CONTROL REGISTER 3

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_	_	_	BCG<11:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			BCC	6<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkno			nown		

bit 15-12 Unimplemented: Read as '0'

bit 11-0 BCG<11:0>: DCI Bit Clock Generator Control bits

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
	—	_	_	SLOT<3:0>					
bit 15							bit		
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
	—	_		ROV	RFUL	TUNF	TMPTY		
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
	• • 0010 = Slot # 0001 = Slot #	15 is currently 2 is currently a 1 is currently a 0 is currently a	active						
bit 7-4	Unimplement	ted: Read as '	0'						
bit 3			occurred for at	t least one rece	eive register				
bit 2		ve Buffer Full S is available in ve registers ha	the receive re	egisters					
bit 1			s occurred for	at least one tra	ansmit register				
bit 0		smit Buffer Em mit registers a	re empty						

REGISTER 20-4: DCISTAT: DCI STATUS REGISTER

REGISTER 20-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RSE7 | RSE6 | RSE5 | RSE4 | RSE3 | RSE2 | RSE1 | RSE0 |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

REGISTER 20-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TSE7 | TSE6 | TSE5 | TSE4 | TSE3 | TSE2 | TSE1 | TSE0 |
| bit 7 | | | | | | | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0

TSE<15:0>: Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit

NOTES:

21.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/ X08A/X10A family of devices. However, it is not intended to be a comprereference source. То hensive complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

21.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device.

A block diagram of the ADC is shown in Figure 21-1.

21.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>).
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>).
 - Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>).
 - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>).
 - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>).
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>).
 - g) Turn on ADC module (ADxCON1<15>).
 - Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit.
 - b) Select ADC interrupt priority.


21.3 ADC and DMA

2.


If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.







21.4 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
 - b) When the CSCNA bit (AD1CON2<10>) is set to '1', determines when the ADC analog scan channel list defined in the AD1CSSL/ AD1CSSH registers starts over from the beginning.
 - c) On devices without a DMA peripheral, determines when ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
- On devices without a DMA module, the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>) and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- On devices with a DMA module, the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
- 5. On devices with two ADC modules, the ADCxPCFG registers for both ADC modules must be set to a logic '1' to configure a target I/O pin as a digital I/O pin. Failure to do so means that any alternate digital input function will always see only a logic '0' as the digital input buffer is held in Disable mode.

21.5 ADC Resources

Many useful resources related to ADC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en546064

21.5.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

REGISTER 21-1: ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2)

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	—	AD12B	FORM	/<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
							HC HS

				нс,н5	нс, н5
SSRC<2:0>		SIMSAM	ASAM	SAMP	DONE
bit 7					bit 0

Legend:	HC = Cleared by hardware		C = Clear only bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADON: ADC Operating Mode bit
	1 = ADC module is operating
	0 = ADC is off
bit 14	Unimplemented: Read as '0'
bit 13	ADSIDL: Stop in Idle Mode bit
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode
bit 12	ADDMABM: DMA Buffer Build Mode bit
	 1 = DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer 0 = DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer
bit 11	Unimplemented: Read as '0'
bit 10	AD12B: 10-Bit or 12-Bit Operation Mode bit
	1 = 12-bit, 1-channel ADC operation
	0 = 10-bit, 4-channel ADC operation
bit 9-8	FORM<1:0>: Data Output Format bits
	For 10-bit operation:
	11 = Signed fractional (Dout = sddd dddd dd00 0000, where s = .NOT.d<9>) 10 = Fractional (Dout = dddd dddd dd00 0000)
	01 = Signed integer (DOUT = ssss sssd dddd dddd, where s = .NOT.d<9>)
	00 = Integer (Dout = 0000 00dd dddd dddd)
	For 12-bit operation:
	11 = Signed fractional (DOUT = sddd dddd dddd 0000, where $s = .NOT.d<11>$)
	10 = Fractional (DOUT = ddd ddd 0000)
	01 = Signed Integer (Dout = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (Dout = 0000 dddd dddd dddd)
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
	111 = Internal counter ends sampling and starts conversion (auto-convert)
	110 = Reserved
	101 = Reserved
	100 = GP timer (Timer5 for ADC1, Timer3 for ADC2) compare ends sampling and starts conversion 011 = Reserved
	011 = Reserved 010 = GP timer (Timer3 for ADC1, Timer5 for ADC2) compare ends sampling and starts conversion
	001 = Active transition on INTO pin ends sampling and starts conversion
	000 = Clearing sample bit ends sampling and starts conversion
bit 4	Unimplemented: Read as '0'

REGISTER 21-1: ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2) (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or $1x$)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence</pre>
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

REGISTER 21-2: ADxCON2: ADCx CONTROL REGISTER 2 (where x = 1 or 2)

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
	VCFG<2:0>		_	—	CSCNA	CHPS	S<1:0>				
bit 15					÷		bit 8				
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUFS	_		SMP	<3:0>		BUFM	ALTS				
bit 7							bit (
Legend:											
R = Readabl	e bit	W = Writab	le bit	U = Unimple	emented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is s	et	'0' = Bit is cl	eared	x = Bit is unki	nown				
bit 15-13	VCFG<2:0	>: Converter Vo	oltage Reference	Configuration	n bits						
		VREF+	VREF-								
	000	Avdd	Avss								
	001 Ex	xternal VREF+	Avss								
	010	Avdd	External VREF-								
	011 E>	xternal VREF+	External VREF-								
	1xx	Avdd	Avss								
bit 12-11	Unimplem	ented: Read as	s '0'								
bit 10	CSCNA: Scan Input Selections for CH0+ during Sample A bit										
	1 = Scan inputs										
	0 = Do not scan inputs										
bit 9-8	CHPS<1:0>: Selects Channels Utilized bits										
	When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0' 1x = Converts CH0, CH1, CH2 and CH3										
		verts CH0, CH1									
	00 = Conv	verts CH0									
bit 7	BUFS: Buf	BUFS: Buffer Fill Status bit (only valid when BUFM = 1)									
			g second half of b g first half of buffe								
bit 6		ented: Read as	-								
bit 5-2	SMPI<3:0>: Selects Increment Rate for DMA Addresses bits or number of sample/conversion operations per interrupt										
	1111 = Increments the DMA address or generates interrupt after completion of every 16th sample/										
	conversion operation										
	1110 = Increments the DMA address or generates interrupt after completion of every 15th sample/ conversion operation										
	•										
	0001 = Increments the DMA address or generates interrupt after completion of every 2nd sample/ conversion operation										
	0000 = Inc		MA address or ge	nerates interi	rupt after comple	etion of every sa	ample/conver				
bit 1	BUFM: But	ffer Fill Mode S	elect bit								
		-	of buffer on first ir uffer from the beg		econd half of the	e buffer on nex	t interrupt				
bit 0	-	-	nple Mode Selec	-							
	1 = Uses o	channel input se	· elects for Sample input selects for	A on first sa	mple and Sampl	e B on next sa	mple				

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADRC	_	—			SAMC<4:0>()				
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ADCS	<7:0> (2)						
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable I	bit	U = Unimpler	nented bit, rea	ıd as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15	ADRC: ADC	Conversion Clo	ock Source bit							
		ernal RC clock								
		rived from syste								
bit 14-13		nted: Read as '								
bit 12-8	SAMC<4:0>: Auto Sample Time bits ⁽¹⁾									
	11111 = 31	IAD								
	•									
	•									
	00001 = 1 T									
	00000 = 0 T			(2)						
bit 7-0	ADCS<7:0>: ADC Conversion Clock Select bits ⁽²⁾									
	11111111 =	Reserved								
	•									
	•									
	• 01000000 = Reserved									
	01000000 = Reserved 00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = Tad									
	•	Υ.	,							
	•									
	•									
		TCY · (ADCS<								
		TCY · (ADCS<								
	000000000 =	TCY · (ADCS<	(:0> + 1) = 1	\cdot ICY = IAD						
Note 1: ⊤	his bit only used	if ADxCON1<7:	:5> (SSRC<2:	: 0>) = 111.						
		d if ADxCON3<								

-----.... ONTROL DEGIGTER _

REGISTER 21-4: ADxCON4: ADCx CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	—	—	_		DMABL<2:0>	

bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-3 Unimplemented: Read as '0'

bit 7

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

REGISTER 21-5: ADxCHS123: ADCx INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0					
_			_	_	CH123N	NB<1:0>	CH123SB					
bit 15		1					bit 8					
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0					
—	_		_		CH123N	VA<1:0>	CH123SA					
bit 7							bit 0					
Legend:												
R = Readab		W = Writable b	bit	-	mented bit, rea							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is						x = Bit is unk	nown					
bit 15-11	Unimplemen	ted: Read as '0	,									
	•											
bit 10-9		0>: Channel 1,	•	•	-	S						
		When AD12B = 1, CHxNB is: U-0, Unimplemented, Read as '0'										
	11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8											
					N7, CH3 negati	ive input is AN	18					
		12, CH3 negativ	•									
bit 8		CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit										
	When AD12B = 1, CHxSB is: U-0, Unimplemented, Read as '0'											
		 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2 										
	•	•	•	e input is AN1,	, CH3 positive i	nput is AN2						
bit 7-3	•	ted: Read as '0										
bit 2-1		0>: Channel 1,	•	•	-	S						
		B = 1, CHxNA is										
		gative input is A										
		10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8										
		0x = CH1, CH2, CH3 negative input is VREF-										
bit 0		hannel 1, 2, 3 P										
		B = 1, CHxSA is	· ·									
		tive input is AN3										
	0 = CH1 posit	tive input is AN0), CH2 positive	e input is AN1,	, CH3 positive i	nput is AN2						

REGISTER 2	1-6: ADxC	HS0: ADCx IN	IPUT CHAN	NEL 0 SELE	CT REGISTE	R	
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	_	_			CH0SB<4:0>(1)	
bit 15	·	•	•				bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA			10.00-0	14.00-0	CH0SA<4:0>(1	-	14.00-0
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimple	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	nown
bit 14-13 bit 12-8	CH0SB<4:0 > 11111 = Cha	on as bit 7. ited: Read as '(: Channel 0 Po annel 0 positive annel 0 positive	sitive Input Se input is AN31	elect for Samp	le B bits ⁽¹⁾		
bit 7	00001 = Cha 00000 = Cha CH0NA: Cha	annel 0 positive annel 0 positive annel 0 positive annel 0 Negative	input is AN1 input is AN0 Input Select	for Sample A I	bit		
		0 negative input 0 negative input					
bit 6-5	Unimplemer	nted: Read as 'o)'				
bit 4-0	11111 = Cha 11110 = Cha • •	: Channel 0 Po annel 0 positive annel 0 positive	input is AN31 input is AN30	elect for Samp	le A bits ⁽¹⁾		
	00001 = Cha	annel 0 positive annel 0 positive annel 0 positive	input is AN1				

Note 1: ADC2 can only select AN0 through AN15 as positive input.

REGISTER 21-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH ⁽¹	,2)
--	-----

Legend: R = Readable bit W = Writable bit				mented bit, read			
bit 7							bit 0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
							bit o
bit 15	•	•	•			•	bit 8
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				-		
	-1	n = Value at POR	'1' = Bit is set	'0' =	= Bit is cleared	x = Bit is unknown

bit 15-0 CSS<

CSS<31:16>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.

2: CSSx = ANx, where x = 16 through 31.

REGISTER 21-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7		•				•	bit

Legena:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREF-.

2: CSSx = ANx, where x = 0 through 15.

REGISTER 21-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3,4)

bit 15							bit 8
PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24
R/W-0							

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0

0 **PCFG<31:16>:** ADC Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
- 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.
 - **4:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

REGISTER 21-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3,4)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.
 - 4: PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode

NOTES:

22.0 SPECIAL FEATURES

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section "CodeGuard™ 23. Security" (DS70199), Section 24. "Programming and Diagnostics" (DS70207), and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F/PIC24H Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33FJXXXGPX06A/X08A/X10A devices include the following features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0xF80000 FBS RBS<1:0> BSS<2:0> BWRP SWRP 0xF80002 FSS RSS<1:0> SSS<2:0> 0xF80004 FGS GSS1 GSS0 GWRP 0xF80006 FOSCSEL Reserved⁽²⁾ FNOSC<2:0> **IESO** OSCIOFNC POSCMD<1:0> 0xF80008 FOSC FCKSM<1:0> 0xF8000A FWDT FWDTEN WINDIS PLLKEN⁽³⁾ WDTPRE WDTPOST<3:0> 0xF8000C FPOR Reserved⁽⁴⁾ FPWRT<2:0> Reserved⁽¹⁾ 0xF8000E FICD **JTAGEN** ICS<1:0> 0xF80010 FUID0 User Unit ID Byte 0 0xF80012 FUID1 User Unit ID Byte 1 0xF80014 FUID2 User Unit ID Byte 2 0xF80016 FUID3 User Unit ID Byte 3

TABLE 22-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: These bits are reserved for use by development tools and must be programmed as '1'.

- 2: When read, this bit returns the current programmed value.
- **3:** This bit is unimplemented on dsPIC33FJ64GPX06A/X08A/X10A and dsPIC33FJ128GPX06A/X08A/X10A devices and reads as '0'.
- 4: These bits are reserved and always read as '1'.

22.1 Configuration Bits

dsPIC33FJXXXGPX06A/X08A/X10A devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25.** "**Device Configuration**" (DS70194) of the "*dsPIC33F/PIC24H Family Reference Manual*", for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 22-1.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 22-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads and table writes.

TABLE 22-2:	CONFIGURATION BITS DESCRIPTION			
Bit Field	Register	RTSP Effect	Description	
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected	
BSS<2:0>	FBS	Immediate	 Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment Boot space is 1K IW less VS 110 = Standard security; boot program Flash segment starts at End of VS, ends at 0007FEh 010 = High security; boot program Flash segment starts at End of VS, ends at 0007FEh Boot space is 4K IW less VS 101 = Standard security; boot program Flash segment starts at End of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh Boot space is 8K IW less VS 100 = Standard security; boot program Flash segment starts at End of VS, ends at 003FFEh 000 = High security; boot program Flash segment starts at End of VS, ends at 003FFEh 	
RBS<1:0>	FBS	Immediate	Boot Segment RAM Code Protection 11 = No Boot RAM defined 10 = Boot RAM is 128 Bytes 01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes	
SWRP	FSS	Immediate	Secure Segment Program Flash Write Protection 1 = Secure segment may be written 0 = Secure segment is write-protected	

TABLE 22-2: CONFIGURATION BITS DESCRIPTION

Bit Field	Register	RTSP Effect	Description
SSS<2:0>	FSS	Immediate	Secure Segment Program Flash Code Protection Size
			(FOR 128K and 256K DEVICES) x11 = No Secure program Flash segment
			Secure space is 8K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			010 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			Secure space is 16K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE
			001 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
			Secure space is 32K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
			000 = High security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
			(FOR 64K DEVICES) x11 = No Secure program Flash segment
			Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE
			010 = High security; secure program Flash segment starts at End of BS, ends at 0x001FFE
			Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 007FFEh
			000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0>	FSS	Immediate	11 = No Secure RAM defined
			 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	Immediate	 11 = User program memory is not code-protected 10 = Standard security; general program Flash segment starts at End of SS, ends at EOM
			0x = High security; general program Flash segment starts at End of SS, ends at EOM

TABLE 22-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

TABLE 22-2:	ABLE 22-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)						
Bit Field	Register	RTSP Effect	Description				
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected				
IESO	FOSCSEL	Immediate	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source 				
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator				
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled				
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin				
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode				
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register) 				
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode				
PLLKEN	FWDT	Immediate	PLL Lock Enable bit 1 = Clock switch to PLL source will wait until the PLL lock signal is valid. 0 = Clock switch will not wait for the PLL lock signal.				
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32				
WDTPOST	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •				

TABLE 22-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	RTSP Effect	Description	
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled	
JTAGEN	FICD	Immediate	JTAG Enable bits 1 = JTAG enabled 0 = JTAG disabled	
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved	

TABLE 22-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

22.2 On-Chip Voltage Regulator


All of the dsPIC33FJXXXGPX06A/X08A/X10A devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJXXXGPX06A/X08A/X10A family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP pin (Figure 22-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 25-13 of Section 25.0 "Electrical Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 22-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



22.3 BOR: Brown-out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

22.4 Watchdog Timer (WDT)

For dsPIC33FJXXXGPX06A/X08A/X10A devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler and then can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.




FIGURE 22-2: WDT BLOCK DIAGRAM

22.5 JTAG Interface

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

22.6 Code Protection and CodeGuard™ Security

The dsPIC33F product families offer the advanced implementation of CodeGuard[™] Security. CodeGuard[™] Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) in the "dsPIC33F/ PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard™ Security.

22.7 In-Circuit Serial Programming

dsPIC33FJXXXGPX06A/X08A/X10A family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F/PIC24H Flash Programming Specification*" (DS70152) document for details about ICSP.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

22.8 In-Circuit Debugger

When MPLAB[®] ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to $\overline{\text{MCLR}}$, VDD, Vss and the PGEDx/PGECx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

23.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33F/PIC24H Family Reference Manual", which are available from the Microchip web site (www.microchip.com).

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 23-1 illustrates the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 23-2 provides all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, may be blank
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal \in {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 4, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- = 2, [W11]+ = 6, [W11]+ = 4, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions \in {W4W7}

TABLE 23-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1 1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB, Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
'	1361			Bit Set Ws	1	1	None
8	DCW	BSET	Ws,#bit4		1	1	
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	-		None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
			Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	$f = 0 \times 0000$	1	1	None
	-	CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	СОМ	f	$f = \overline{f}$	1	1	N,Z
	0011	СОМ	f,WREG	WREG = \overline{f}	1	1	N,Z
				W(LG = 1) $Wd = \overline{Ws}$	1		
18	(TD)	COM	Ws,Wd		1	1	
10	CP	CP	f	Compare f with WREG		1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1		C,DC,N,OV,Z
10		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB CPB	Wb,#lit5 Wb,Ws	Compare Wb with lit5, with Borrow Compare Wb with Ws, with Borrow	1	1 1	C,DC,N,OV,Z C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	(Wb - Ws - C) Compare Wb with Wn, skip if =	1	1	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	(2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	(2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	(2 or 3) 1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	(2 01 3)	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
-		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
	2002	DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	With B = 1 - 2 Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABL	E 23-2:	INSTRU	UCTION SET OVERVIE	W (CONTINUED)			
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm, Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

1110

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	МРҮ	MPY Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ao	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ao	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
59	DECER	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times Software device Reset	1	1	None None
60	RESET	RESET		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN	#11010, Wil	Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAE SA,SB,SAE
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAE SA,SB,SAE
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAE SA,SB,SAE
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV,
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

24.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

24.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

24.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

24.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

24.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

25.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXGPX06A/X08A/X10A electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJXXXGPX06A/X08A/X10A family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq 3.0V^{(4)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when $V_{DD} < 3.0V^{(4)}$	0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	8 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
 - 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.

25.1 DC Characteristics

TABLE 25-1:	OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temp Range	Max MIPS		
Gharacteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06A/X08A/X10A		
	- VBOR-3.6V ⁽¹⁾ -40°C to +85°C		40		
			40		

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 25-11 for the minimum and maximum BOR values.

TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
dsPIC33FJXXXGPX06A/X08A/X10A					
Operating Junction Temperature Range	TJ	-40		+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+150	°C
Operating Ambient Temperature Range	TA	-40		+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	Pdmax (Tj - Ta)/θja				W

TABLE 25-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θja	40	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θja	40	—	°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θja	28	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CHA	ARACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				\leq +85°C for Industrial
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
Operati	ng Voltag	9					
DC10	Supply V	oltage					
	Vdd		3.0	_	3.6	V	—
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_		V	—
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 25-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units	Conditions					
Operating Cur	rent (IDD) ⁽¹⁾								
DC20d	27	30	mA	-40°C					
DC20a	27	30	mA	+25°C	3.3V	10 MIPS			
DC20b	27	30	mA	+85°C	3.3V	10 10195			
DC20c	27	35	mA	+125°C					
DC21d	36	40	mA	-40°C					
DC21a	37	40	mA	+25°C	3.3V				
DC21b	38	45	mA	+85°C	3.3V	16 MIPS			
DC21c	39	45	mA	+125°C					
DC22d	43	50	mA	-40°C					
DC22a	46	50	mA	+25°C	2.21/				
DC22b	46	55	mA	+85°C	- 3.3V	20 MIPS			
DC22c	47	55	mA	+125°C					
DC23d	65	70	mA	-40°C					
DC23a	65	70	mA	+25°C	2.21/				
DC23b	65	70	mA	+85°C	- 3.3V	30 MIPS			
DC23c	65	70	mA	+125°C	7				
DC24d	84	90	mA	-40°C					
DC24a	84	90	mA	+25°C	2.21/				
DC24b	84	90	mA	+85°C	- 3.3V	40 MIPS			
DC24c	84	90	mA	+125°C	7				

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing while(1) statement
- · JTAG is disabled
- **2:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: These parameters are characterized but not tested in manufacturing.

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units Conditions						
Idle Current (IIDLE): Core OFF Clock ON Base Current ⁽¹⁾									
DC40d	3	25	mA	-40°C					
DC40a	3	25	mA	+25°C		10 MIPS			
DC40b	3	25	mA	+85°C	3.3V	TO MIPS			
DC40c	3	25	mA	+125°C					
DC41d	4	25	mA	-40°C					
DC41a	5	25	mA	+25°C	3.3V	16 MIPS			
DC41b	6	25	mA	+85°C	3.3V	10 1011-5			
DC41c	6	25	mA	+125°C					
DC42d	8	25	mA	-40°C					
DC42a	9	25	mA	+25°C	3.3V	20 MIPS			
DC42b	10	25	mA	+85°C	3.3V	20 MIPS			
DC42c	10	25	mA	+125°C					
DC43a	15	25	mA	+25°C					
DC43d	15	25	mA	-40°C	3.3V	30 MIPS			
DC43b	15	25	mA	+85°C	3.3V	30 MIPS			
DC43c	15	25	mA	+125°C					
DC44d	16	25	mA	-40°C					
DC44a	16	25	mA	+25°C	3.3V	40 MIPS			
DC44b	16	25	mA	+85°C	3.3V	40 WIF5			
DC44c	16	25	mA	+125°C					

TABLE 25-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Base IIDLE current is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled

• No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)

- JTAG is disabled
- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: These parameters are characterized but not tested in manufacturing.

TABLE 25-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACI	ERISTICS		(unless oth	rd Operating Conditions: 3.0V to 3.6V s otherwise stated) ng temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No. ⁽³⁾	Typical ⁽²⁾	Мах	Units	Conditions						
Power-Down Current (IPD) ⁽¹⁾										
DC60d	50	200	μA	-40°C						
DC60a	50	200	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)				
DC60b	200	500	μA	+85°C	3.3V	Base Power-Down Current.				
DC60c	600	1000	μA	+125°C						
DC61d	8	13	μA	-40°C						
DC61a	10	15	μA	+25°C	3.3V	Watchdog Timer Current: ΔIWDT ^(3,5)				
DC61b	12	20	μA	+85°C						
DC61c	13	25	μA	+125°C						

Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled, all peripheral modules except the ADC are disabled (PMDx bits are all '1's). The following ADC settings are enabled for each ADC module (ADCx) prior to executing the PWRSAV instruction: ADON = 1, VCFG = 1, AD12B = 1 and ADxMD = 0.
- VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- RTCC is disabled.
- JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.

DC CHARAC	TERISTICS		Standard Ope (unless other Operating tem	wise stated) perature -40	tions: 3.0V to 3 $0^{\circ}C \le TA \le +85$ $0^{\circ}C \le TA \le +125$	5°C for Industri			
Parameter No.	Typical ⁽²⁾	Max	Doze Ratio	Units		Conditions			
Doze Current	(IDOZE) ⁽¹⁾								
DC73a	11	35	1:2	mA					
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS		
DC73g	11	30	1:128	mA]				
DC70a	42	50	1:2	mA		3.3V			
DC70f	26	30	1:64	mA	+25°C		40 MIPS		
DC70g	25	30	1:128	mA]				
DC71a	41	50	1:2	mA					
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS		
DC71g	24	30	1:128	mA]				
DC72a	42	50	1:2	mA					
DC72f	26	30	1:64	mA	+125°C	3.3V	40 MIPS		
DC72g	25	30	1:128	mA]				

TABLE 25-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail with overshoot/undershoot < 250 mV
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing while(1) statement
- JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 VDD	V	
DI15		MCLR	Vss	_	0.2 Vdd	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 VDD	V	
DI18		I/O Pins with I ² C	Vss	—	0.3 VDD	V	SMBus disabled
DI19		I/O Pins with I ² C	Vss	_	0.8 V	V	SMBus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd 0.7 Vdd	_	Vdd 5.5	V V	
DI28		SDAx, SCLx	0.7 Vdd	_	5.5	V	SMBus disabled
DI29		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
DI50	lı∟	Input Leakage Current ^(2,3) I/O Pins 5V Tolerant ⁽⁴⁾	_	_	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	_	±1	μA	Vss \leq VPIN \leq VDD, Pin at high-impedance, -40°C \leq TA \leq +85°C
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	Shared with external reference pins, -40°C \leq Ta \leq +85°C
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±3.5	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C ≤ TA ≤ +125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	_	_	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	—	—	±2	μA	$\label{eq:VSS} \begin{split} &Vss \leq V PIN \leq V DD, \\ &XT \text{ and } HS \text{ modes} \end{split}$

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No. Symbol Characteristic			Min	Typ ⁽¹⁾	Max	Units	Conditions		
DI60a	licl	Input Low Injection Current	0	_	₋₅ (5,8)	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, VcAP, SOSCI, SOSCO, and RB11		
DI60b	Іісн	Input High Injection Current	0	_	+5 ^(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB11, and all 5V tolerant pins ⁽⁷⁾		
DI60c	∑ lict	Total Input Injection Current (sum of all I/O and control pins)	₋₂₀ (9)	_	+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \Sigma$ IICT		

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

	ARACTER	DC CHARACTERISTICS: I/O PIN	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	$IOL \leq 3 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	v	$IOL \leq 6 \ mA, \ VDD = 3.3 V$		
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	v	Iol \leq 10 mA, Vdd = 3.3V		
	Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	IoL ≥ -3 mA, VDD = 3.3V		
DO20		Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	v	IOL ≥ -6 mA, VDD = 3.3V		
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	v	Io∟ ≥ -10 mA, Vod = 3.3\		
		Output High Voltage I/O Pins:	1.5	_	_		ІОн ≥ -6 mA, VDD = 3.3V See Note 1		
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_	_	V	IOH ≥ -5 mA, VDD = 3.3V See Note 1		
			3.0	-	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1		
		Output High Voltage 4x Source Driver Pins - RA2, RA3,	1.5	_	_		IOH ≥ -12 mA, VDD = 3.3V See Note 1		
DO20A	Voн1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0			V	IOH ≥ -11 mA, VDD = 3.3V See Note 1		
			3.0	_	_		$\begin{array}{l} \mbox{IOH} \geq -3 \mbox{ mA, VDD} = 3.3 \mbox{V} \\ \mbox{See Note 1} \end{array}$		
		Output High Voltage 8x Source Driver Pins - OSC2,	1.5	_			IOH ≥ -16 mA, VDD = 3.3V See Note 1		
		CLKO, RC15	2.0	—	_	V	IOH ≥ -12 mA, VDD = 3.3V See Note 1		
			3.0	-	_		IOH ≥ -4 mA, VDD = 3.3V See Note 1		

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

TABLE 25-11:	ELECTRICAL CHARACTERISTICS: BOR
--------------	---------------------------------

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param.	Symbol	Characteristic ⁽¹⁾		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD trans	2.40	_	2.55	V	Vdd	
Note 1	Deremeter	oro for donign quidance	anly and are not	tootod in	monufo	oturing		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 25-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	DC CHARACTERISTICS				ating Co ise state erature	nditions: 3.0V to 3.6V ad) $-40^{\circ}C \le Ta \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le Ta \le +125^{\circ}C$ for Extended		
Param.	Symbol	Characteristic ⁽³⁾	Min	Typ ⁽¹⁾	Max	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	_	_	E/W		
D131	Vpr	VDD for Read	VMIN	-	3.6	V	Vмın = Minimum operating voltage	
D132b	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vмın = Minimum operating voltage	
D134	TRETD	Characteristic Retention	20	-	—	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	—	10	—	mA		
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2	
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +150°C, See Note 2	
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2	
D137b	TPE	Page Erase Time	19.5	-	27.3	ms	TPE = 168517 FRC cycles, TA = +150°C, See Note 2	
D138a	Tww	Word Write Cycle Time	42.3	-	55.9	μs	Tww = 355 FRC cycles, Ta = +85°C, See Note 2	
D138b	Tww	Word Write Cycle Time	41.1	-	57.6	μs	Tww = 355 FRC cycles, TA = +150°C, See Note 2	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

3: These parameters are assured by design, but are not characterized or tested in manufacturing.

TABLE 25-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

(unless	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended									
Param.	Symbol	Characteristics	Min	Тур	Max	Units	Comments			
_	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10		μF	Capacitor must be low series resistance (< 5 ohms)			

Note 1: Typical VCORE voltage = 2.5V when $VDD \ge VDDMIN$.

25.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJXXXGPX06A/X08A/X10A AC characteristics and timing parameters.

TABLE 25-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended
	Operating voltage VDD range as described in Table 25-1.

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 25-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		_	400	pF	In l ² C™ mode



AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol Characteristic			Тур ⁽¹⁾	Мах	Units	Conditions			
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC			
		Oscillator Crystal Frequency	3.5 10 —	_ _ _	10 40 33	MHz MHz kHz	XT HS SOSC			
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns	_			
OS25	TCY	Instruction Cycle Time ⁽²⁾	25	_	DC	ns	—			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc		0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_		20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	_	5.2		ns	_			
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2		ns	—			
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C			

TABLE 25-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

TABLE 25-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

АС СНА	RACTERI	STICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		0.8		8.0	MHz	ECPLL, HSPLL, XTPLL modes	
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz	_	
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms	—	
OS53	DCLK	CLKO Stability (Jitter)		-3.0	0.5	3.0	%	Measured over 100 ms period	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: These parameters are characterized by similarity but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time base or communication clocks used by peripherals use the formula:

Peripheral Clock Jitter = DCLK / $\sqrt{(Fosc/Peripheral bit rate clock)}$

Example Only: Fosc = 80 MHz, DCLK = 3%, SPI bit rate clock, (i.e. SCK), is 5 MHz

SPI SCK Jitter = [DCLK / \(\lambda (80 MHz/5 MHz)] = [3\)/ \(\lambda 16] = [3\)/ \(\lambda 4] = 0.75\)

TABLE 25-18: AC CHARACTERISTICS: INTERNAL FRC ACCURACY


AC CHA	RACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Characteristic	Min	Тур	Max	Units Conditions						
-	Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ⁽¹⁾										
F20a	FRC	-2	_	+2	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V				
F20b	FRC	-5	_	+5	%	$-40^\circ C \le T A \le +125^\circ C$	VDD = 3.0-3.6V				


Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 25-19: INTERNAL LPRC ACCURACY

AC CH	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise state) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	LPRC @ 32.768 kHz ⁽¹⁾								
F21a	LPRC	-30	_	+30	%	$-40^\circ C \le TA \le +85^\circ C$	—		
F21b	LPRC	-35	—	+35	%	$-40^{\circ}C \le TA \le +125^{\circ}C \qquad \qquad$			

Note 1: Change of LPRC frequency as VDD changes.





AC CHAR	ACTERISTI	CS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Character	istic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
DO31	TioR	Port Output Rise Tim		10	25	ns				
DO32	TIOF	Port Output Fall Time	_	10	25	ns	—			
DI35	TINP	INTx Pin High or Low	20			ns	—			
DI40	Trbp	CNx High or Low Tim	2		—	TCY	—			

TABLE 25-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.




FIGURE 25-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS


TABLE 25-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SY10	ТмсL	MCLR Pulse-Width (low)	2	_		μS	-40°C to +85°C		
SY11 SY12	Tpwrt	Power-up Timer Period Power-on Reset Delay	 3	2 4 8 16 32 64 128 10	 30	ms μs	-40°C to +85°C User programmable -40°C to +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS	—		
SY20	Twdt1	Watchdog Timer Time-out Period		_	_		See Section 22.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 25-19)		
SY30	Tost	Oscillator Start-up Timer Period	_	1024 Tosc	_		Tosc = OSC1 period		
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μS	-40°C to +85°C		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

FIGURE 25-5: TIMER1, 2, 3, 4, 5, 6, 7, 8 AND 9 EXTERNAL CLOCK TIMING CHARACTERISTICS



AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Charact	eristic	Min		Тур	Мах	Units	Conditions		
TA10	Т⊤хН	TxCK High Time	Synchronous, no prescaler		Tcy + 20	—	1	ns	Must also meet parameter TA15		
			Synchro with pre		(Tcy + 20)/N	—	_	ns			
			Asynchi	ronous	20	—		ns			
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler		(Tcy + 20)/N	_	—	ns	Must also meet parameter TA15		
			Synchronous, with prescaler		20	—	_	ns	N = prescale value		
			Asynchronous		20	—	_	ns	(1,8,64,256)		
TA15	ΤτχΡ	TxCK Input Period	Synchronous, no prescaler		2Tcy + 40		_	ns	—		
			Synchronous, with prescaler		Greater of 40 ns or (2Tcy + 40)/N	_	_	—	N = prescale value (1, 8, 64, 256)		
			Asynchronous		40	_	_	ns	—		
OS60	Ft1	SOSC1/T1CK Oscillator Input frequency Range (oscillator enabled by setting TCS bit (T1CON<1>))			DC	_	50	kHz	—		
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment			0.75Tcy+40	_	1.75Tcy+40	ns	_		

Note 1: Timer1 is a Type A.

TABLE 25-23: TIMER2, TIMER4, TIMER6 AND TIMER8 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchronous mode	Greater of 20 or (Tcy + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB11	TtxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB15	TtxP	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	—	—	ns	N = prescale value (1, 8, 64, 256)	
TB20	TCKEXTMRL		External TxCK to Timer Incre			1.75 Tcy + 40	ns	_	

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 25-24:TIMER3, TIMER5, TIMER7 AND TIMER9 EXTERNAL CLOCK TIMING
REQUIREMENTS

AC CHARACTERISTICS			(unl	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No. Symbol Characteristic ^{(*}				Min	Тур	Мах	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchronous	Тсү + 20	—	—	ns	Must also meet parameter TC15		
TC11	TtxL	TxCK Low Time	Synchronous	TCY + 20	—	—	ns	Must also meet parameter TC15		
TC15	TtxP	TxCK Input Period	Synchronous with prescale		_	_	ns	N = prescale value (1, 8, 64, 256)		
TC20	TCKEXTMRL	· · j	xternal TxCK 5 Timer Incre-	0.75 Tcy + 40		1.75 Tcy + 40	ns	—		

Note 1: These parameters are characterized, but are not tested in manufacturing.

FIGURE 25-6: **INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS**




TABLE 25-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless otherwise	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No. Symbol Character			ristic ⁽¹⁾	Min	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	—			
			With Prescaler	10	_	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—			
			With Prescaler	10	_	ns				
IC15	TccP	ICx Input Period		(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)			
Note 1:	These p	arameters are charact	erized but not teste	d in manufacturin	g.	•				

FIGURE 25-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 25-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
OC10	TccF	OCx Output Fall Time	—	—	_	ns	See parameter D032	
OC11	TccR	OCx Output Rise Time	— — ns See parameter D031					

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 25-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions						
OC15	Tfd	Fault Input to PWM I/O Change	_		Tcy+20	ns	_		
OC20	TFLT	Fault Input Pulse-Width	Tcy+20 — — ns —						

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 25-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARAG	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
15 MHz	Table 25-29	—	—	0,1	0,1	0,1		
10 MHz	—	Table 25-30	—	1	0,1	1		
10 MHz	—	Table 25-31	—	0	0,1	1		
15 MHz	—	—	Table 25-32	1	0	0		
11 MHz	—	—	Table 25-33	1	1	0		
15 MHz	_	_	Table 25-34	0	1	0		
11 MHz			Table 25-35	0	0	0		

FIGURE 25-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS








TABLE 25-29:	: SPIx MASTER MODE (HALF-DUPLE)	(, TRANSMIT ONLY) TIMING REQUIREMENTS
--------------	---------------------------------	---------------------------------------

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions					
SP10	TscP	Maximum SCK Frequency	—	_	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 25-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 25-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

АС СНА	RACTERIST	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency	—	_	10	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	-	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.






TABLE 25-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions						
SP10	TscP	Maximum SCK Frequency	_	-	10	MHz	-40°C to +125°C and see Note 3		
SP20	TscF	SCKx Output Fall Time	_	—	—	ns	See parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	-	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	-	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	_		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 25-13: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 25-32:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency		_	15	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—		_	ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—			ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120			ns	—		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	_		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	—		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 25-14: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 25-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	_		11	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	_		_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_			ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120		—	ns	—		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40			ns	See Note 4		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge		—	50	ns	—		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 25-15: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 25-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS


АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	_	_	15	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—	_		ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—	_		ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	_		ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	_	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	-		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.






TABLE 25-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	_	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40			ns	See Note 4		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 25-17: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)





FIGURE 25-18: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)



AC CH4	ARACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Мах	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	—		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μS	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	—		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	_		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	300	ns			
IM25 TSU:DAT		Data Input	100 kHz mode	250	_	ns	_		
		Setup Time	400 kHz mode	100	_	ns			
			1 MHz mode ⁽²⁾	40	—	ns			
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μS	_		
			400 kHz mode	0	0.9	μS			
			1 MHz mode ⁽²⁾	0.2	—	μS			
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	Only relevant for		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μS	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS	condition		
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	After this period the		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μS	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	_		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	ns	—		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	ns	1		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	ns	1		
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	—		
		From Clock	400 kHz mode	—	1000	ns	—		
			1 MHz mode ⁽²⁾	—	400	ns	_		

TABLE 25-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.

TABLE 25-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol Characteristic			Min ⁽¹⁾	Max	Units	Conditions		
IM45	TBF:SDA	400 kHz mode	100 kHz mode	4.7		μS	Time the bus must be free before a new		
			400 kHz mode	1.3	_	μS			
			1 MHz mode ⁽²⁾	0.5	_	μS	transmission can start		
IM50	Св	Bus Capacitive Loading		_	400	pF	—		
IM51	TPGD	Pulse Gobbler Delay		65	390	ns	See Note 3		

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*".

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.

FIGURE 25-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





FIGURE 25-20: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



АС СНА	RACTERI	STICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	ⁿ Symbol Characterist		eristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μS	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μS		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	_	
	Setup Time	400 kHz mode	100		ns			
			1 MHz mode ⁽¹⁾	100	—	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μS		
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS	-	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25	—	μS	-	
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first	
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS	_	
		Setup Time	400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.6	—	μS		
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	_	
		Hold Time	400 kHz mode	600	—	ns	-	
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	_	
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free	
			400 kHz mode	1.3	—	μS	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	—	μS	can start	
IS50	Св	Bus Capacitive Lo	ading		400	pF		

TABLE 25-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).




TABLE 25-38:	DCI MODULE (MULTI-CHANNEL, I ² S MODES) TIMING REQUIREMENTS
--------------	--

AC CHA		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20	_		ns	—		
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30			ns	—		
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20		—	ns	—		
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30	_	—	ns	—		
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)	—	10	25	ns	—		
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)	—	10	25	ns	—		
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾	_	10	25	ns	—		
CS31	TCSDOR	CSDO Data Output Rise Time ⁽⁴⁾	_	10	25	ns	—		
CS35	Tdv	Clock Edge to CSDO Data Valid	—	—	10	ns	—		
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	_	20	ns	—		
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20		_	ns	_		
CS41	THCSDI	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20		_	ns	_		
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	—	10	25	ns	Note 1		
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	_	10	25	ns	Note 1		
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	_	_	ns	—		
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20		—	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- **3:** The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all DCI pins.




TABLE 25-39: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ^(1,2)	Min	Typ ⁽³⁾	Max	Units	Conditions		
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	_		
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	_		
CS62	TBCLK	BIT_CLK Period	_	81.4	_	ns	Bit clock is input		
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	—	—	10	ns	_		
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	—	—	10	ns	_		
CS70	TSYNCLO	SYNC Data Output Low Time	—	19.5		μs	Note 1		
CS71	TSYNCHI	SYNC Data Output High Time	_	1.3	_	μs	Note 1		
CS72	TSYNC	SYNC Data Output Period	_	20.8	_	μs	Note 1		
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	—	10	25	ns	CLOAD = 50 pF, VDD = 5V		
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	_	10	25	ns	CLOAD = 50 pF, VDD = 5V		
CS77	TRACL	Rise Time, SYNC, SDATA_OUT	—	—	30	ns	CLOAD = 50 pF, VDD = 3V		
CS78	TFACL	Fall Time, SYNC, SDATA_OUT	—	—	30	ns	CLOAD = 50 pF, VDD = 3V		
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK	—		15	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT_CLK frequency is 12.288 MHz.

3: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.




TABLE 25-40: ECAN™ MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
CA10	TioF	Port Output Fall Time	—	_		ns	See parameter D032	
CA11	TioR	Port Output Rise Time	_	_	_	ns	See parameter D031	
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120			ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 25-41: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
			Devic	e Suppl	у						
AD01	AVdd	Module VDD Supply	Greater of VDD - 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_				
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	—				
	Reference Inputs										
AD05	VREFH	Reference Voltage High	AVss + 2.5		AVdd	V					
AD05a			3.0		3.6	V	Vrefh = AVdd Vrefl = AVss = 0				
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.5	V					
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0				
AD07	Vref	Absolute Reference Voltage	2.5	_	3.6	V	VREF = VREFH - VREFL				
AD08	IREF	Current Drain	—		1	μΑ	ADC off				
AD08a	IAD	Operating Current		7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 1 12-bit ADC mode, See Note 1				
			Analo	og Input	t						
AD12	VINH	Input Voltage Range VinH	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input.				
AD13	VINL	Input Voltage Range VINL	VREFL		Avss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input.				
AD17	Rin	Recommended Imped- ance of Analog Voltage Source	—		200 200	Ω Ω	10-bit 12-bit				

Note 1: These parameters are not characterized or tested in manufacturing.

AC CHA	ARACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$									
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions					
	ADC Accuracy (12-bit Mode) - Measurements with external VREF+/VREF-											
AD20a	Nr	Resolution	1	2 data bi	ts	bits						
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
AD22a	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
AD23a	Gerr	Gain Error	_	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
AD24a	EOFF	Offset Error	—	0.9	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
AD25a	—	Monotonicity ⁽¹⁾	_	_	_	_	Guaranteed					
ADC Accuracy (12-bit Mode) - Measurements with internal VREF+/VREF-												
AD20a	Nr	Resolution	1	2 data bi	ts	bits						
AD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
AD22a	DNL	Differential Nonlinearity	>-1	-	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
AD23a	Gerr	Gain Error	—	10.5	20	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
AD24a	EOFF	Offset Error	—	3.8	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
AD25a	—	Monotonicity ⁽¹⁾	_	—	_	_	Guaranteed					
		Dynamic	Performan	ce (12-bi	t Mode)							
AD30a	THD	Total Harmonic Distortion	_	—	-75	dB						
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	_	dB	_					
AD32a	SFDR	Spurious Free Dynamic Range	80	_	—	dB	—					
AD33a	Fnyq	Input Signal Band-Width	—	—	250	kHz	—					
AD34a	ENOB	Effective Number of Bits	11.09	11.3		bits	—					

TABLE 25-42: ADC MODULE SPECIFICATIONS (12-BIT MODE)⁽²⁾

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

AC CHA	ARACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
ADC Accuracy (10-bit Mode) - Measurements with external VREF+/VREF-											
AD20b	Nr	Resolution	1	0 data bi	ts	bits					
AD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD23b	Gerr	Gain Error	—	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD24b	EOFF	Offset Error	—	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD25b	—	Monotonicity ⁽¹⁾	_	_	_	_	Guaranteed				
ADC Accuracy (10-bit Mode) - Measurements with internal VREF+/VREF-											
AD20b	Nr	Resolution	1	0 data bi	ts	bits					
AD21b	INL	Integral Nonlinearity	-1	-	+1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD22b	DNL	Differential Nonlinearity	>-1	-	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD23b	Gerr	Gain Error	—	7	15	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD24b	EOFF	Offset Error	—	3	7	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD25b	—	Monotonicity ⁽¹⁾	_	_	_	—	Guaranteed				
		Dynamic	Performan	ce (10-bi	t Mode)	•	•				
AD30b	THD	Total Harmonic Distortion			-64	dB	_				
AD31b	SINAD	Signal to Noise and Distortion	57	58.5		dB	_				
AD32b	SFDR	Spurious Free Dynamic Range	72	_		dB	—				
AD33b	Fnyq	Input Signal Bandwidth	—	_	550	kHz	—				
AD34b	ENOB	Effective Number of Bits	9.16	9.4	_	bits	_				

TABLE 25-43: ADC MODULE SPECIFICATIONS (10-BIT MODE)⁽²⁾

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.




FIGURE 25-24: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS

				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур ⁽¹⁾	Max.	Units	Conditions		
	-	Cloc	k Parame	ters			·		
AD50a	Tad	ADC Clock Period	117.6		—	ns	—		
AD51a	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	_		
		Con	version R	ate			•		
AD55a	tCONV	Conversion Time	—	14 Tad		ns	_		
AD56a	FCNV	Throughput Rate	_		500	ksps	—		
AD57a	tSAMP	Sample Time	3 Tad		—	_	—		
		Timir	ig Parame	ters					
AD60a	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	—	3.0 Tad	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61a	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 TAD	—	3.0 Tad	—	_		
AD62a	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	—	_		
AD63a	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	_	—	20	μs	_		

TABLE 25-44: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.




FIGURE 25-25: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)




FIGURE 25-26:ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions	
		Cloc	k Parame	ters			·	
AD50b	TAD	ADC Clock Period	76			ns	_	
AD51b	TRC	ADC Internal RC Oscillator Period	_	250	_	ns	—	
		Con	version F	late			·	
AD55b	TCONV	Conversion Time	—	12 Tad	_	_	—	
AD56b	FCNV	Throughput Rate	—		1.1	Msps	—	
AD57b	TSAMP	Sample Time	2 Tad	_			—	
		Timir	ng Paramo	eters				
AD60b	TPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad		3.0 Tad	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected	
AD61b	TPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	—	3.0 Tad	_	_	
AD62b	Tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	_	0.5 Tad	—	_	_	
AD63b	Tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	_	—	20	μS	—	

TABLE 25-45: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: TDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

TABLE 25-46: DMA READ/WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions		
DM1a	DMA Read/Write Cycle Time	_		2 Tcy	ns	This characteristic applies to dsPIC33FJ256GPX06A/X08A/X10A devices only.		
DM1b	DM1b DMA Read/Write Cycle Time		_	1 Tcy	ns	This characteristic applies to all devices with the exception of the dsPIC33FJ256GPX06A/X08A/X10A.		

NOTES:

26.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXGPX06A/X08A/X10A electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 25.0 "Electrical Characteristics"** for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 25.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJXXXGPX06A/X08A/X10A high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias ⁽⁴⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(5)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq 3.0V^{(5)}$	-0.3V to 5.6V
Voltage on VCAP with respect to Vss	
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin ⁽²⁾	60 mA
Maximum junction temperature	+155°C
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	2 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	8 mA
Maximum current sunk by all ports combined	
Maximum current sourced by all ports combined ⁽²⁾	10 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).
- **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGECx, and PGEDx pins.
- 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
- 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

26.1 High Temperature DC Characteristics

TABLE 26-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temperature Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06A/X08A/X10A		
HDC5	VBOR to 3.6V ⁽¹⁾	-40°C to +150°C	20		

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 25-11 for the minimum and maximum BOR values.

TABLE 26-2: THERMAL OPERATING CONDITIONS

TABLE 20-2. THERMAL OPERATING CONDITIONS					
Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+155	°C
Operating Ambient Temperature Range	TA	-40		+150	°C
Power Dissipation: Internal chip power dissipation: PINT = VDD x (IDD - Σ IOH) I/O Pin Power Dissipation:	PD	-40 — +150 PINT + PI/O			W
$I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$ Maximum Allowed Power Dissipation	Pdmax	(Tj - Ta)/θj	A	W

TABLE 26-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			(unless o	Operating otherwise temperat	stated)		to 3.6V 150°C for High Temperature		
Parameter No.	Symbol	Min	Тур	Max	Units	Conditions			
Operating V	Voltage								
HDC10	Supply Voltage								
	Vdd	_	3.0	3.3	3.6	V	-40°C to +150°C		

TABLE 26-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	perating Co erwise state emperature	d)	0V to 3.6V ≤ +150°C for High Temperature	
Parameter No.	Typical	Мах	Units			Conditions	
Power-Down	Current (IPD)						
HDC60e 250 2000		μA	+150°C 3.3V Base Power-Down Current ^(1,3)				
Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and							

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +150°C for High Temperature							
Parameter No.	Typical Max Units Conditions					Conditions					
Power-Down (Power-Down Current (IPD)										
HDC61c	3	5	μA	+150°C 3.3V Watchdog Timer Current: ΔIwDT ^(2,4)							

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

- 2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 3: These currents are measured on the device containing the most memory in this family.
- 4: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARA	(unless oth	erwise s	,		V C for High Temperature			
Parameter No.	Typical ⁽¹⁾	Max	Doze Ratio	Units	Conditions			
HDC72a	39	45	1:2	mA				
HDC72f	18	25	1:64	mA	+150°C	3.3V	20 MIPS	
HDC72g	18	25	1:128	mA				

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

TABLE 2 DC CHAI		DC CHARACTERISTICS: I/O PIN O	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for High Temperature					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	Io∟ ≤ 1.8 mA, Vod = 3.3V See Note 1	
HDO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	V	Io∟ ≤ 3.6 mA, Vod = 3.3V See Note 1	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15		_	0.4	V	Io∟ ≤ 6 mA, Vdd = 3.3V See Note 1	
НDO20 Vон		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	Io∟ ≥ -1.8 mA, Voo = 3.3V See Note 1	
	Vон	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	Io∟ ≥ -3 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	Io∟ ≥ -6 mA, VDD = 3.3V See Note 1	
		Output High Voltage I/O Pins:	1.5				IOH ≥ -1.9 mA, VDD = 3.3V See Note 1	
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_	_	V	IOH ≥ -1.85 mA, VDD = 3.3V See Note 1	
			3.0	—	_		IOH ≥ -1.4 mA, VDD = 3.3V See Note 1	
		Output High Voltage 4x Source Driver Pins - RA2, RA3,	1.5	_	_		IOH ≥ -3.9 mA, VDD = 3.3V See Note 1	
HDO20A	Voн1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0			V	IOH ≥ -3.7 mA, VDD = 3.3V See Note 1	
			3.0				IOH ≥ -2 mA, VDD = 3.3V See Note 1	
		Output High Voltage 8x Source Driver Pins - OSC2, CLKO,	1.5				IOH ≥ -7.5 mA, VDD = 3.3V See Note 1	
		RC15	2.0	_	_	V	IOH ≥ -6.8 mA, VDD = 3.3V See Note 1	
			3.0	_			IOH ≥ -3 mA, VDD = 3.3V See Note 1	

TABLE 26-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

26.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJXXXGPX06A/X08A/X10A AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 25.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 25.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 26-7: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
	$\begin{array}{llllllllllllllllllllllllllllllllllll$							

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 26-8: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic	Characteristic Min Typ Max Units Conditions				
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-9: INTERNAL LPRC ACCURACY

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature								
Param No.	Characteristic Min Typ Max Units Conditions								
	LPRC @ 32.768 kHz ⁽¹⁾	LPRC @ 32.768 kHz ⁽¹⁾							
HF21	LPRC -70 ⁽²⁾ - +70 ⁽²⁾ % -40°C \leq TA \leq +150°C								

Note 1: Change of LPRC frequency as VDD changes.

2: Characterized but not tested.

TABLE 26-10: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_		ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35			ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 26-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	—	ns	—		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	—	—	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

CHARA	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		_	35	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	—	—	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	—	—	ns	—		
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2		

TABLE 26-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 26-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			35	ns	—		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	_	ns	—		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25			ns	_		
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2		
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_		55	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 26-14: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature									
Param No.	Symbol Characteristic Min Ivp Max Units Conditions								
			Referenc	e Input	s				
HAD08	IREF	Current Drain		250 —	600 50	μA ADC operating, See Note 1 μA ADC off, See Note 1			

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)⁽³⁾

-	AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature								
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF- ⁽¹⁾									
AD23a	Gerr	Gain Error	—	5	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24a	EOFF	Offset Error	_	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with in	ternal V	/REF+/VREF- ⁽¹⁾		
AD23a	Gerr	Gain Error	2	10	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24a	EOFF	Offset Error	2	5	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
		Dynamic	Performa	nce (12	-bit Mode	e) ⁽²⁾			
HAD33a	Fnyq	Input Signal Bandwidth	_	_	200	kHz	—		

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 26-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)⁽³⁾

	AC CHARACTERISTICSStandard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature								
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF- ⁽¹⁾									
AD23b	Gerr	Gain Error	_	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24b	EOFF	Offset Error		2	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
	AD	C Accuracy (12-bit Mode)	– Measu	rement	s with int	ernal V	REF+/VREF- ⁽¹⁾		
AD23b	Gerr	Gain Error	_	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24b	EOFF	Offset Error	_	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
	Dynamic Performance (10-bit Mode) ⁽²⁾								
HAD33b	Fnyq	Input Signal Bandwidth	_	_	400	kHz	—		

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

CHARAG	ACStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)CHARACTERISTICSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic Min Typ Max Units Conditions						
		Clock	A Parame	ters				
HAD50	TAD	ADC Clock Period ⁽¹⁾	147		_	ns		
TIAD 50	IAD		177			113		
TIAD 30	IAD		version R	ate		113		

TABLE 26-17: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 26-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS


-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
		Cloc	k Parame	ters				
HAD50	TAD	ADC Clock Period ⁽¹⁾	104	_		ns	_	
Conversion Rate								
HAD56	FCNV	Throughput Rate ⁽¹⁾	—	—	800	Ksps	—	
NI . 4	A. These presenters are characterized but not tooted in provident wing							

Note 1: These parameters are characterized but not tested in manufacturing.

NOTES:


27.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.





dsPIC33FJXXXGPX06A/X08A/X10A







VOL (V)










NOTES:

28.0 PACKAGING INFORMATION

28.1 Package Marking Information




Legend	: XXX	Customer-specific information			
	Y	Year code (last digit of calendar year)			
	ΥY	Year code (last 2 digits of calendar year)			
	WW	Week code (week of January 1 is week '01')			
	NNN	Alphanumeric traceability code			
	e 3	Pb-free JEDEC designator for Matte Tin (Sn)			
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))			
		can be found on the outer packaging for this package.			
Note:	In the event the full Microchip part number cannot be marked on one line, it will				
		d over to the next line, thus limiting the number of available			
	characters	s for customer-specific information.			

28.1 Package Marking Information (Continued)

100-Lead TQFP (12x12x1 mm)





100-Lead TQFP (14x14x1mm)




Example



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available of or customer-specific information.

28.2 Package Details


64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]



Microchip Technology Drawing C04-154A Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Ν	/ILLIMETER	S
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		64	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		9.00 BSC	
Exposed Pad Width	E2	5.30	5.40	5.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	5.30	5.40	5.50
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		IVITE I EKS)
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		64	
Lead Pitch	е		0.50 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	ו Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
]	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		80	
Lead Pitch	е		0.50 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	¢	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1		12.00 BSC	
Molded Package Length	D1		12.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

80-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units			MILLIMETER	S
Dimensio	on Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		Ν	ILLIMETER	S
Dimensior	ו Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

APPENDIX A: MIGRATING FROM dsPIC33FJXXXGPX06/X08/X10 DEVICES TO dsPIC33FJXXXGPX06A/X08A/X10A DEVICES

dsPIC33FJXXXGPX06A/X08A/X10A devices were designed to enhance the dsPIC33FJXXXGPX06/X08/ X10 families of devices.

In general, the dsPIC33FJXXXGPX06A/X08A/X10A devices backward-compatible are with dsPIC33FJXXXGPX06/X08/X10 devices; however, manufacturing differences may cause dsPIC33FJXXXGPX06A/X08A/X10A devices to behave differently from dsPIC33FJXXXGPX06/X08/ X10 devices. Therefore, complete system test and recommended characterization is if dsPIC33FJXXXGPX06A/X08A/X10A devices are used to replace dsPIC33FJXXXGPX06/X08/X10 devices.

The following enhancements were introduced:

- Extended temperature support of up to +125°C
- Enhanced Flash module with higher endurance and retention
- New PLL Lock Enable configuration bit
- Added Timer5 trigger for ADC1 and Timer3 trigger for ADC2

APPENDIX B: REVISION HISTORY

Revision A (April 2009)

This is the initial released version of the document.

Revision B (October 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-1:MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Added information on high temperature operation (see " Operating Range ").
Section 10.0 "Power-Saving Features"	Updated the last paragraph to clarify the number of cycles that occur prior to the start of instruction execution (see Section 10.2.2 "Idle Mode ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 21.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Updated the ADCx block diagram (see Figure 21-1).
Section 22.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 22.1 "Configuration Bits".
	Updated the Device Configuration Register Map (see Table 22-1).
	Added the FPWRT<2:0> bit field for the FWDT register to the Configurative Bits Description table (see Table 22-1).
Section 25.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 25-7).
	Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 25-36).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 25-12).
	Updated the Internal LPRC Accuracy parameters (see Table 25-19).
	Updated the ADC Module Specifications (12-bit Mode) parameters AD23a and AD24a (see Table 25-42).
	Updated the ADC Module Specifications (10-bit Mode) parameters AD23b and AD24b (see Table 25-43).
Section 26.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

Revision C (March 2011)

This revision includes typographical and formatting changes throughout the data sheet text. In addition, all instances of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Updated the title of Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)".
	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up".
	The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-6): • TMR1
	• TMR2
	• TMR3
	• TMR4
	• TMR5
	• TMR6
	• TMR7
	• TMR8
	• TMR9
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
Section 21.0 "10-Bit/12-Bit	Updated the VREFL references in the ADC1 module block diagram
Analog-to-Digital Converter (ADC)"	(see Figure 21-1).
Section 22.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 22.1 "Configuration Bits" .
	Added the column "RTSP Effects" to the Configuration Bits Descriptions (see Table 22-2).

TABLE B-2:	MAJOR SECTION UPDATES (CONTINUED)
------------	-----------------------------------

Section Name	Update Description
Section 25.0 "Electrical Characteristics"	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 25-4).
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 25-9).
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 25-18).
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 25-20).
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 25-41).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 25-42).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 25-43).
	Added DMA Read/Write Timing Requirements (see Table 25-46).
Section 26.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 26-2).
	Added Note 3 and updated the ADC Module Specifications (12-bit Mode), removing all parameters with the exception of HAD33a (see Table 26-16).
	Added Note 3 and updated the ADC Module Specifications (10-bit Mode), removing all parameters with the exception of HAD33b (see Table 26-17).

Revision D (June 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-3: MAJOR SECTION UPDATES

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Updated the Recommended Minimum Connection (see Figure 2-1).
Section 9.0 "Oscillator Configuration"	Updated the COSC<2:0> and NOSC<2:0> bit value definitions for '001' (see Register 9-1).
Section 21.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Updated the Analog-to-Digital Conversion Clock Period Block Diagram (see Figure 21-2).
Section 22.0 "Special Features"	Added Note 3 to the On-chip Voltage Regulator Connections (see Figure 22-1).
Section 25.0 "Electrical Characteristics"	Updated "Absolute Maximum Ratings".
	Updated Operating MIPS vs. Voltage (see Table 25-1).
	Removed parameter DC18 from the DC Temperature and Voltage Specifications (see Table 25-4).
	Updated the notes in the following tables:
	Table 25-5
	• Table 25-6
	• Table 25-7
	• Table 25-8
	Updated the I/O Pin Output Specifications (see Table 25-10).
	Updated the Conditions for parameter BO10 (see Table 25-11).
	Updated the Conditions for parameters D136b, D137b, and D138b (TA = 150°C) (see Table 25-12).
Section 26.0 "High Temperature Electrical	Updated "Absolute Maximum Ratings".
Characteristics"	Updated the I/O Pin Output Specifications (see Table 26-6).
	Removed Table 25-7: DC Characteristics: Program Memory.

NOTES:

INDEX

Α

A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	
ADC Module	
ADC Module (10-bit Mode)	
ADC Module (12-bit Mode)	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC11 Register Map	
ADC2 Register Map	
Alternate Interrupt Vector Table (AIVT)	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

В

Barrel Shifter	
Bit-Reversed Addressing	70
Example	
Implementation	
Sequence Table (16-Entry)	
Block Diagrams	
16-bit Timer1 Module	167
A/D Module	
Connections for On-Chip Voltage Regulator	
DCI Module	
Device Clock	
DSP Engine	-
dsPIC33F	
dsPIC33F CPU Core	
ECAN Module	
Input Capture	
Output Compare	
PLL	
Reset System	
Shared Port Structure	
SPI	
Timer2 (16-bit)	
Timer2/3 (32-bit)	
UART	
Watchdog Timer (WDT)	

С

153
153
153
81
82
82
155
251, 258

CPU
Control Register 30
CPU Clocking System 146
Options 146
Selection
Customer Change Notification Service
Customer Notification Service
Customer Support
D
Data Accumulators and Adder/Subtractor
Data Space Write Saturation
Overflow and Saturation
Round Logic
Write Back
Data Address Space
Alignment
Memory Map for dsPIC33FJXXXGPX06A/X08A/X10A
Devices with 16 KB RAM
Memory Map for dsPIC33FJXXXGPX06A/X08A/X10A
Devices with 30 KB RAM
Memory Map for dsPIC33FJXXXGPX06A/X08A/X10A
Devices with 8 KB RAM
Near Data Space
Software Stack
Width
Data Converter Interface (DCI) Module
DC and AC Characteristics
Graphs and Tables
DC Characteristics
Doze Current (IDOZE)
High Temperature
I/O Pin Input Specifications
I/O Pin Output Specifications 280, 324
Idle Current (IIDLE)
Operating Current (IDD) 274
Operating MIPS vs. Voltage 322
Power-Down Current (IPD) 276
Power-down Current (IPD) 322
Program Memory 281
Temperature and Voltage 322
Temperature and Voltage Specifications 273
Thermal Operating Conditions 322
DCI
Buffer Control 229
Buffer Data Alignment 229
Introduction 229
Transmit/Receive Shift Register
DCI I/O Pins
COFS
CSCK
CSCK
CSDI

DMAxPAD	
DMAxREQ	
DMAxSTA	
DMAxSTB	
Engine	
Multiplier	35
	DMAxREQ DMAxSTA DMAxSTB Engine

Е

ECAN Module	
CiFMSKSEL2 register	1
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1) 58	8
ECAN1 Register Map (C1CTRL1.WIN = 0)58	8
ECAN1 Register Map (C1CTRL1.WIN = 1)59	9
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)6	1
ECAN2 Register Map (C2CTRL1.WIN = 0) 61, 62	2
Frame Types	1
Modes of Operation	
Overview	
ECAN Registers	
Filter 15-8 Mask Selection Register	
(CiFMSKSEL2)	1
Electrical Characteristics	
AC	
Enhanced CAN Module	
Equations	1
Device Operating Frequency	6
Errata	
	Č
F	
Flash Program Memory7	7
Control Registers	
Operations	
Programming Algorithm	
RTSP Operation	
Table Instructions	
Flexible Configuration	
FSCM	'
Delay for Crystal and PLL Clock Sources	7
Device Resets	
	'
Н	
High Temperature Electrical Characteristics	1
I	
I/O Ports	3
Parallel I/O (PIO)163	3
Write/Read Timing164	4
I ² C	
Operating Modes	7
Registers	
I ² C Module	
I2C1 Register Map53	3
I2C2 Register Map5	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	Č
Registers	6
Input Change Notification Module	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported	
MAC Instructions	
MCU Instructions	
Move and Accumulator Instructions68	ρ

Instruction Set
Overview
Summary
Instruction-Based Power-Saving Modes
Sleep
Internal RC Oscillator
Use with WDT
Internet Address
Interrupt Control and Status Registers
IECx
IFSx
INTCON1
IPCx
Interrupt Setup Procedures
Initialization
Interrupt Disable 133
Interrupt Service Routine 133
Trap Service Routine 133
Interrupt Vector Table (IVT)
Interrupts Coincident with Power Save Instructions 156
J
JTAG Boundary Scan Interface
М
Memory Organization
Microchip Internet Web Site
Modes of Operation
Disable
Initialization 203
Listen All Messages 203
Listen Only
Loopback
Normal Operation
Applicability
Operation Example
Start and End Address
W Address Register Selection 69
MPLAB ASM30 Assembler, Linker, Librarian 268
MPLAB Integrated Development
Environment Software
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
N
NVM Module Register Map
0
-
Open-Drain Configuration
Р
Packaging
Details
Marking 335, 336
Peripheral Module Disable (PMD) 156
Pinout I/O Descriptions (table)
PMD Module

PORTA	
Register Map	64
PORTB	
Register Map	64
PORTC	
Register Map	65
PORTD	
Register Map	65
PORTE	
Register Map	65
PORTF	
Register Map	65
PORTG	
Register Map	
Power-Saving Features	
Clock Frequency and Switching	
Program Address Space	
Construction	72
Data Access from Program Memory	
Using Program Space Visibility	75
Data Access from Program Memory	
Using Table Instructions	
Data Access from, Address Generation	
Memory Map Table Read Instructions	
	74
TBLRDH	
TBLRDL Visibility Operation	
Program Memory	
Interrupt Vector	40
Organization	
Reset Vector	

R R€ R€

Reader Response	. 358
ADxCHS0 (ADCx Input Channel 0 Select	247
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select)	
ADxCON1 (ADCx Control 1)	
ADxCON2 (ADCx Control 2)	
ADxCON3 (ADCx Control 3)	
ADxCON4 (ADCx Control 4)	
ADxCSSH (ADCx Input Scan Select High)	
ADxCSSL (ADCx Input Scan Select Low)	
ADxPCFGH (ADCx Port Configuration High)	
ADxPCFGL (ADCx Port Configuration Low)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	
CiEC (ECAN Transmit/Receive Error Count)	
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	. 208
CiFMSKSEL1 (ECAN Filter 7-0 Mask	
Selection)	, 221
CiINTE (ECAN Interrupt Enable)	. 210
CiINTF (ECAN Interrupt Flag)	. 209
CiRXFnEID (ECAN Acceptance Filter n	
Extended Identifier)	. 219
CiRXFnSID (ECAN Acceptance Filter n	
Standard Identifier)	. 219

	~
CiRXFUL1 (ECAN Receive Buffer Full 1) 22	
CiRXFUL2 (ECAN Receive Buffer Full 2) 22	23
CiRXMnEID (ECAN Acceptance Filter Mask n	
Extended Identifier) 22	2
CiRXMnSID (ECAN Acceptance Filter Mask n	
Standard Identifier)	2
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 22	
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 22	
CiTRBnDLC (ECAN Buffer n Data	
Length Control)	7
CiTRBnDm (ECAN Buffer n Data Field Byte m) 22	
CiTRBnEID (ECAN Buffer n Extended Identifier) 22	
CiTRBnSID (ECAN Buffer n Standard Identifier) 22	
CiTRBnSTAT (ECAN Receive Buffer n Status) 22	
CiTRmnCON (ECAN TX/RX Buffer m Control) 22	
CiVEC (ECAN Interrupt Code) 20	
CLKDIV (Clock Divisor) 15	50
CORCON (Core Control)	4
DCICON1 (DCI Control 1) 23	
DCICON2 (DCI Control 2)	
DCICON3 (DCI Control 3)	
DCISTAT (DCI Status)	
DMACS0 (DMA Controller Status 0)	
DMACS1 (DMA Controller Status 1)	
DMAxCNT (DMA Channel x Transfer Count) 14	
DMAxCON (DMA Channel x Control) 13	
DMAxPAD (DMA Channel x Peripheral Address) 14	
DMAxREQ (DMA Channel x IRQ Select) 13	8
DMAxSTA (DMA Channel x RAM Start	
Address A) 13	9
DMAxSTB (DMA Channel x RAM Start	
Address B)	9
DSADR (Most Recent DMA RAM Address)	
12CxCON (12Cx Control)	
I2CxCON (I2Cx Control)	0
I2CxMSK (I2Cx Slave Mode Address Mask) 19	0 4
I2CxMSK (I2Cx Slave Mode Address Mask)	0 4 2
I2CxMSK (I2Cx Slave Mode Address Mask)	0 4 2 6
I2CxMSK (I2Cx Slave Mode Address Mask)	0 4 2 6
I2CxMSK (I2Cx Slave Mode Address Mask)	0 4 2 6 6
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11	10 14 12 16 16 18 0
I2CxMSK (I2Cx Slave Mode Address Mask)	10 14 12 16 16 18 0
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11	10 14 12 16 16 18 0 2
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11	10 14 12 16 16 18 0 2 3
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9	0426680238
I2CxMSK (I2Cx Slave Mode Address Mask)19I2CxSTAT (I2Cx Status)19ICxCON (Input Capture x Control)17IEC0 (Interrupt Enable Control 0)10IEC1 (Interrupt Enable Control 1)10IEC2 (Interrupt Enable Control 2)11IEC3 (Interrupt Enable Control 3)11IEC4 (Interrupt Enable Control 4)11IFS0 (Interrupt Flag Status 0)9IFS1 (Interrupt Flag Status 1)10	04266802380
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10	042668023802
I2CxMSK (I2Cx Slave Mode Address Mask)	0426680238024
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10	04266802380245
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9	042668023802455
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Enable Control 4) 10 IFS1 (Interrupt Enable Control 4) 10 IFS2 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 2) 9	0426680238024557
I2CxMSK (I2Cx Slave Mode Address Mask)19I2CxSTAT (I2Cx Status)19ICxCON (Input Capture x Control)17IEC0 (Interrupt Enable Control 0)10IEC1 (Interrupt Enable Control 1)10IEC2 (Interrupt Enable Control 2)11IEC3 (Interrupt Enable Control 3)11IEC4 (Interrupt Enable Control 4)11IFS0 (Interrupt Enable Control 4)11IFS0 (Interrupt Flag Status 0)9IFS1 (Interrupt Flag Status 1)10IFS2 (Interrupt Flag Status 2)10IFS3 (Interrupt Flag Status 3)10IFS4 (Interrupt Flag Status 4)10INTCON1 (Interrupt Control 1)9INTCON2 (Interrupt Control 2)9INTTREG Interrupt Control and Status Register13	04266802380245572
I2CxMSK (I2Cx Slave Mode Address Mask)19I2CxSTAT (I2Cx Status)19ICxCON (Input Capture x Control)17IEC0 (Interrupt Enable Control 0)10IEC1 (Interrupt Enable Control 1)10IEC2 (Interrupt Enable Control 2)11IEC3 (Interrupt Enable Control 3)11IEC4 (Interrupt Enable Control 4)11IFS0 (Interrupt Enable Control 4)11IFS0 (Interrupt Flag Status 0)9IFS1 (Interrupt Flag Status 2)10IFS2 (Interrupt Flag Status 3)10IFS4 (Interrupt Flag Status 4)10INTCON1 (Interrupt Control 1)9INTCON2 (Interrupt Control 2)9INTTREG Interrupt Control and Status Register13IPC0 (Interrupt Priority Control 0)11	042668023802455724
I2CxMSK (I2Cx Slave Mode Address Mask)19I2CxSTAT (I2Cx Status)19ICxCON (Input Capture x Control)17IEC0 (Interrupt Enable Control 0)10IEC1 (Interrupt Enable Control 1)10IEC2 (Interrupt Enable Control 2)11IEC3 (Interrupt Enable Control 3)11IEC4 (Interrupt Enable Control 4)11IFS0 (Interrupt Enable Control 4)11IFS0 (Interrupt Flag Status 0)9IFS1 (Interrupt Flag Status 1)10IFS2 (Interrupt Flag Status 2)10IFS3 (Interrupt Flag Status 3)10IFS4 (Interrupt Flag Status 4)10INTCON1 (Interrupt Control 1)9INTCON2 (Interrupt Control 2)9INTTREG Interrupt Priority Control 0)11IPC1 (Interrupt Priority Control 1)11	0426680238024557245
I2CxMSK (I2Cx Slave Mode Address Mask)	04266802380245572454
I2CxMSK (I2Cx Slave Mode Address Mask)	042668023802455724545
I2CxMSK (I2Cx Slave Mode Address Mask)	042668023802455724545
I2CxMSK (I2Cx Slave Mode Address Mask)	0426680238024557245456
I2CxMSK (I2Cx Slave Mode Address Mask)	04266802380245572454567
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 2) 9 INTREG Interrupt Control and Status Register 13 IPC0 (Interrupt Priority Control 1) 11 IPC10 (Interrupt Priority Control 10) 12 IPC11 (Interrupt Priority Control 10) 12 IPC12 (Interrupt Priority Control 12)	042668023802455724545678
I2CxMSK (I2Cx Slave Mode Address Mask)	0426680238024557245456789
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 1) 9 INTCON2 (Interrupt Priority Control 1) 11 IPC1 (Interrupt Priority Control 1) 11 IPC10 (Interrupt Priority Control 10) 12 IPC11 (Interrupt Priority Control 10) 12 IPC13 (Interrupt Priority Control 12) 12 IPC14 (Interrupt Priority Control 13) 12 IPC15 (Interrupt Priority Control 15) 12 IPC16 (Interrupt Priority Control 16)	04266802380245572454567890
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 2) 9 INTREG Interrupt Priority Control 1) 11 IPC1 (Interrupt Priority Control 1) 11 IPC10 (Interrupt Priority Control 1) 12 IPC11 (Interrupt Priority Control 10) 12 IPC12 (Interrupt Priority Control 12) 12 IPC13 (Interrupt Priority Control 13) 12 IPC14 (Interrupt Priority Control 13) 12 IPC15 (Interrupt Priority Control 15) 12 IPC16 (Interrupt Priority Control 15)	042668023802455724545678901
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS2 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 1) 9 INTCON2 (Interrupt Control and Status Register 13 IPC0 (Interrupt Priority Control 1) 11 IPC10 (Interrupt Priority Control 1) 12 IPC11 (Interrupt Priority Control 10) 12 IPC12 (Interrupt Priority Control 11) 12 IPC13 (Interrupt Priority Control 13) 12 IPC14 (Interrupt Priority Control 14) 12 IPC15 (Interrupt Priority Control 15) 12 IPC16 (Interrupt Priority Contro	0426680238024557245456789016
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 2) 9 INTREG Interrupt Priority Control 1) 11 IPC10 (Interrupt Priority Control 1) 12 IPC11 (Interrupt Priority Control 10) 12 IPC12 (Interrupt Priority Control 12) 12 IPC13 (Interrupt Priority Control 13) 12 IPC14 (Interrupt Priority Control 14) 12 IPC16 (Interrupt Priority Control 15)	04266802380245572454567890167
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 2) 9 INTREG Interrupt Control 10 11 IPC1 (Interrupt Priority Control 1) 11 IPC1 (Interrupt Priority Control 10) 12 IPC11 (Interrupt Priority Control 10) 12 IPC12 (Interrupt Priority Control 12) 12 IPC13 (Interrupt Priority Control 13) 12 IPC14 (Interrupt Priority Control 14) 12	042668023802455724545678901678
I2CxMSK (I2Cx Slave Mode Address Mask) 19 I2CxSTAT (I2Cx Status) 19 ICxCON (Input Capture x Control) 17 IEC0 (Interrupt Enable Control 0) 10 IEC1 (Interrupt Enable Control 1) 10 IEC2 (Interrupt Enable Control 2) 11 IEC3 (Interrupt Enable Control 3) 11 IEC4 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Enable Control 4) 11 IFS0 (Interrupt Flag Status 0) 9 IFS1 (Interrupt Flag Status 1) 10 IFS2 (Interrupt Flag Status 2) 10 IFS3 (Interrupt Flag Status 3) 10 IFS4 (Interrupt Flag Status 4) 10 INTCON1 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 1) 9 INTCON2 (Interrupt Control 2) 9 INTREG Interrupt Priority Control 1) 11 IPC10 (Interrupt Priority Control 1) 12 IPC11 (Interrupt Priority Control 10) 12 IPC12 (Interrupt Priority Control 12) 12 IPC13 (Interrupt Priority Control 13) 12 IPC14 (Interrupt Priority Control 14) 12 IPC16 (Interrupt Priority Control 15)	0426680238024557245456789016789

IPC7 (Interrupt Priority Control 7)121
IPC8 (Interrupt Priority Control 8) 122
IPC9 (Interrupt Priority Control 9) 123
NVMCOM (Flash Memory Control)79, 80
OCxCON (Output Compare x Control) 179
OSCCON (Oscillator Control) 148
OSCTUN (FRC Oscillator Tuning) 152
PLLFBD (PLL Feedback Divisor)151
PMD1 (Peripheral Module Disable Control
Register 1) 157
PMD1 (Peripheral Module Disable
Control Register 1)157
PMD2 (Peripheral Module Disable Control
Register 2) 159
PMD3 (Peripheral Module Disable Control
Register 3) 161
PMD3 (Peripheral Module Disable
Control Register 3)161
RCON (Reset Control)84
RSCON (DCI Receive Slot Control)235
SPIxCON1 (SPIx Control 1)184
SPIxCON2 (SPIx Control 2)186
SPIxSTAT (SPIx Status and Control) 183
SR (CPU Status)94
T1CON (Timer1 Control)168
TSCON (DCI Transmit Slot Control)
TxCON (T2CON, T4CON, T6CON or
T8CON Control)172
TyCON (T3CON, T5CON, T7CON or
T9CON Control)173
UxMODE (UARTx Mode)197
UxSTA (UARTx Status and Control)199
Reset
Clock Source Selection
Special Function Register Reset States
Times
Reset Sequence
Resets
S
Serial Peripheral Interface (SPI)
Software Simulator (MPLAB SIM)
Software Stack Pointer, Frame Pointer
CALLL Stack Frame
Special Features of the CPU
SPI Module
SPI Mouule

SPI1 Register Map	54
SPI2 Register Map	
Symbols Used in Opcode Descriptions	
System Control	
Register Map	66

Т

Temperature and Voltage Specifications	
AC	25
Timer1	37
Timer2/3, Timer4/5, Timer6/7 and Timer8/916	39
Timing Characteristics	
CLKO and I/O28	35
Timing Diagrams	
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM = 0),
ASAM = 0, SSRC<2:0> = 000)	17
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM = 0),
ASAM = 1, SSRC<2:0> = 111,	
SAMC<4:0> = 00001)	19

12-bit A/D Conversion (ASAM = 0, SSRC = 000)	315
CAN I/O	
DCI AC-Link Mode	310
DCI Multi -Channel, I ² S Modes	308
External Clock	283
I2Cx Bus Data (Master Mode)	304
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	
OC/PWM	
Output Compare (OCx)	
Reset, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	286
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	
Timing Requirements	
ADC Conversion (10-bit mode)	329
ADC Conversion (12-bit Mode)	
CLKO and I/O	
DCI AC-Link Mode	
DCI Multi-Channel, I ² S Modes	
External Clock	
Input Capture	
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	
SPIx Module Slave Mode (CKE = 1)	
Timing Specifications	021
10-bit A/D Conversion Requirements	319
12-bit A/D Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	
PLL Clock	
Reset, Watchdog Timer, Oscillator Start-up Timer,	525
Power-up Timer and Brown-out	
Reset Requirements	287
Simple OC/PWM Mode Requirements	
Timer1 External Clock Requirements	
Timer2, Timer4, Timer6 and Timer8 External	200
Clock Requirements	200
Timer3, Timer5, Timer7 and Timer9 External	209
Clock Requirements	280
	209

U

UART Module	
UART1 Register Map	. 54
UART2 Register Map	. 54

V

Voltage Regulator (On-Chip)	
-----------------------------	--

w

Watchdog Timer (WDT)	251, 257
Programming Considerations	257
WWW Address	357
WWW, On-Line Support	16

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
FIO					
	Company Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
aqA	lication (optional):	·····			
• •	Would you like a reply? Y N				
	ce: dsPIC33FJXXXGPX06A/X08A/X10A	Literature Number: DS70593D			
Que	stions:				
1.	What are the best features of this document?				
2.	How does this document meet your hardware and softwa	re development needs?			
3.	Do you find the organization of this document easy to foll	ow? If not, why?			
4.	What additions to the document do you think would enha	nce the structure and subject?			
5.	What deletions from the document could be made without	It affecting the overall usefulness?			
6.	Is there any incorrect or misleading information (what and	d where)?			
7.	How would you improve this document?				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Revision Level - Tape and Reel Fl	amily — v Size (K ag (if ap age		Examples: a) dsPIC33FJ256GP710AI/PT: General-purpose dsPIC33, 64 KB program memory, 100-pin, Industrial temp., TQFP package.
Architecture:	33	= 16-bit Digital Signal Controller	
Flash Memory Family:	FJ	= Flash program memory, 3.3V	
Product Group:			
Pin Count:	08	= 64-pin = 80-pin = 100-pin	
Temperature Range:	I E H	 -40°C to+85°C(Industrial) -40°C to+125°C(Extended) -40°C to+150°C(High) 	
Package:	PF	 10x10 or 12x12 mm TQFP (Thin Quad Flatpack) 14x14 mm TQFP (Thin Quad Flatpack) 9x9mm QFN (Plastic Quad Flatpack) 	
Pattern	(blank o	igit QTP, SQTP, Code or Special Requirements therwise) = Engineering Sample	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-62076-344-5

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820