

# 16-bit Microcontrollers (up to 256 KB Flash and 16 KB SRAM) with Advanced Analog

### **Operating Conditions**

- 3.0V to 3.6V, -40°C to +150°C, DC to 20 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 40 MIPS

### Core: 16-bit PIC24H CPU

- Code-efficient (C and Assembly) architecture
- Single-cycle mixed-sign MUL plus hardware divide

### **Clock Management**

- ±2% internal oscillator
- · Programmable PLLs and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- Fast wake-up and start-up

### **Power Management**

- Low-power management modes (Sleep, Idle, Doze)
- · Integrated Power-on Reset and Brown-out Reset
- 1.35 mA/MHz dynamic current (typical)
- 55 µA IPD current (typical)

### **Advanced Analog Features**

- Two ADC modules:
  - Configurable as 10-bit, 1.1 Msps with four S&H or 12-bit, 500 ksps with one S&H
  - 18 analog inputs on 64-pin devices and up to 32 analog inputs on 100-pin devices
- · Flexible and independent ADC trigger sources

### **Timers/Output Compare/Input Capture**

- Up to nine 16-bit timers/counters. Can pair up to make four 32-bit timers.
- Eight Output Compare modules configurable as timers/counters
- · Eight Input Capture modules

### Packages

Туре	QFN	TQFP	TQFP	TQFP
Pin Count	64	64	100	100
Contact Lead/Pitch	0.50	0.50	0.50	0.40
I/O Pins	53	53	85	85
Dimensions	9x9x0.9	10x10x1	12x12x1	14x14x1

Note: All dimensions are in millimeters (mm) unless specified.

### **Communication Interfaces**

- Two UART modules (10 Mbps)
- With support for LIN 2.0 protocols and IrDA<sup>®</sup>
- Two 4-wire SPI modules (15 Mbps)
- Up to two l<sup>2</sup>C<sup>™</sup> modules (up to 1 Mbaud) with SMBus support
- Up to two Enhanced CAN (ECAN) modules (1 Mbaud) with 2.0B support
- Data Converter Interface (DCI) module with I<sup>2</sup>S codec support

### Input/Output

- Sink/Source up to 10 mA (pin specific) for standard VOH/VOL, up to 16 mA (pin specific) for nonstandard VOH1
- 5V-tolerant pins
- Selectable open drain, pull-ups, and pull-downs
- Up to 5 mA overvoltage clamp current
- · External interrupts on all I/O pins

### **Qualification and Class B Support**

- AEC-Q100 REVG (Grade 1 -40°C to +125°C)
- AEC-Q100 REVG (Grade 0 -40°C to +150°C)
- Class B Safety Library, IEC 60730

### **Debugger Development Support**

- · In-circuit and in-application programming
- Two program and two complex data breakpoints
- IEEE 1149.2-compatible (JTAG) boundary scan
- · Trace and run-time watch

### **PIC24H PRODUCT FAMILIES**

The PIC24H Family of devices is ideal for a wide variety of 16-bit MCU embedded applications. The device names, pin counts, memory sizes and peripheral availability of each device are listed below, followed by their pinout diagrams.


### **PIC24H Family Controllers**


Device	Pins	Program Flash Memory (KB)	RAM <sup>(1)</sup> (KB)	DMA Channels	Timer 16-bit	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	SPI	I <sup>2</sup> C <sup>TM</sup>	CAN	I/O Pins (Max) <sup>(2)</sup>	Packages
PIC24HJ64GP206A	64	64	8	8	9	8	8	0	1 ADC, 18 ch	2	2	1	0	53	PT, MR
PIC24HJ64GP210A	100	64	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ64GP506A	64	64	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	1	53	PT, MR
PIC24HJ64GP510A	100	64	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	1	85	PF, PT
PIC24HJ128GP206A	64	128	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ128GP210A	100	128	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ128GP506A	64	128	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	1	53	PT, MR
PIC24HJ128GP510A	100	128	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	1	85	PF, PT
PIC24HJ128GP306A	64	128	16	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ128GP310A	100	128	16	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ256GP206A	64	256	16	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ256GP210A	100	256	16	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ256GP610A	100	256	16	8	9	8	8	0	2 ADC, 32 ch	2	2	2	2	85	PF, PT


Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.


2: Maximum I/O pin count includes pins shared by the peripheral functions.


### Pin Diagrams


















### Pin Diagrams (Continued) 100-Pin TQFP Pins are up to 5V tolerant AN22/CN22/RA6 AN23/CN23/RA7 OC7/CN15/RD6 OC6/CN14/RD5 OC5/CN13/RD4 IC6/CN19/RD13 OC8/CN16/RD7 C1TX/RF1 C1RX/RF0 AN26/RE2 **AN27/RE3** OC4/RD3 AN28/RE4 AN24/REC IC5/RD12 AN25/RE OC3/RD2 OC2/RD1 VCAP<sup>(1)</sup> RG13 RG12 RG14 RG1 RGO VDD 75 Vss RG15 74 PGEC2/SOSCO/T1CK/CN0/RC14 VDD 2 73 PGED2/SOSCI/CN1/RC13 AN29/RE5 3 72 OC1/RD0 AN30/RE6 IC4/RD11 71 AN31/RE7 5 70 IC3/RD10 AN16/T2CK/T7CK/RC1 6 69 IC2/RD9 AN17/T3CK/T6CK/RC2 7 68 IC1/RD8 AN18/T4CK/T9CK/RC3 8 AN19/T5CK/T8CK/RC4 67 INT4/RA15 9 INT3/RA14 SCK2/CN8/RG6 10 66 SDI2/CN9/RG7 11 65 Vss SDO2/CN10/RG8 OSC2/CLKO/RC15 12 64 MCLR OSC1/CLKIN/RC12 13 63 PIC24HJ64GP510A SS2/CN11/RG9 14 62 VDD PIC24HJ128GP510A Vss 15 61 TDO/RA5 VDD 16 60 TDI/RA4 TMS/RA0 17 59 SDA2/RA3 AN20/INT1/RA12 118 58 SCL2/RA2 AN21/INT2/RA13 19 57 SCL1/RG2 AN5/CN7/RB5 20 56 SDA1/RG3 AN4/CN6/RB4 21 55 SCK1/INT0/RF6 AN3/CN5/RB3 22 54 SDI1/RF7 AN2/SS1/CN4/RB2 23 53 SDO1/RF8 PGEC3/AN1/CN3/RB1 24 52 U1RX/RF2 PGED3/AN0/CN2/RB0 25 U1TX/RF3 51 50< U2RX/CN17/RF4 U2TX/CN18/RF5 AN10/RB10 [ AN11/RB11 [ TCK/RA1 U2RTS/RF13 U2CTS/RF12 AN12/RB12 [ AN13/RB13 [ AN14/RB14 [ AVSS AN8/RB8 [ AN9/RB9 [ AVDD VREF-/RA9 /REF+/RA10 ۵ AN15/OCFB/CN12/RB15 Vss VDD IC7/U1CTS/CN20/RD14 IC8/U1RTS/CN21/RD15 PGEC1/AN6/OCFA/RB6 PGED1/AN7/RB7 Vss Note 1: Refer to Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)" for proper connection to this pin.



### **Table of Contents**

PIC24H Product Families	2
1.0 Device Overview	
2.0 Guidelines for Getting Started with 16-Bit Microcontrollers	
3.0 CPU	
4.0 Memory Organization	
5.0 Flash Program Memory	59
6.0 Reset	
7.0 Interrupt Controller	
8.0 Direct Memory Access (DMA)	113
9.0 Oscillator Configuration	123
10.0 Power-Saving Features	133
11.0 I/O Ports	141
12.0 Timer1	
13.0 Timer2/3, Timer4/5, Timer6/7 and Timer8/9	
14.0 Input Capture	153
15.0 Output Compare	
16.0 Serial Peripheral Interface (SPI)	
17.0 Inter-Integrated Circuit™ (I <sup>2</sup> C™)	
18.0 Universal Asynchronous Receiver Transmitter (UART)	
19.0 Enhanced CAN (ECAN <sup>™</sup> ) Module	179
20.0 10-bit/12-bit Analog-to-Digital Converter (ADC)	
21.0 Special Features	
22.0 Instruction Set Summary	
23.0 Development Support	
24.0 Electrical Characteristics	
25.0 High Temperature Electrical Characteristics	
26.0 DC and AC Device Characteristics Graphs	
27.0 Packaging Information	
Appendix A: Migrating from PIC24HJXXXGPX06/X08/X10 Devices to PIC24HJXXXGPX06A/X08A/X10A Dev	
Appendix B: Revision History	
Index	317
The Microchip Web Site	
Customer Change Notification Service	
Customer Support	
Reader Response	
Product Identification System	

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via Email at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPlC33F/PlC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note: To access the documents listed below, browse to the documentation section of the PIC24HJ256GP610A product page on the Microchip web site (www.microchip.com) or by selecting a family reference manual section from the following list.

In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 6. "Interrupts" (DS70184)
- Section 7. "Oscillator" (DS70186)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 10. "I/O Ports" (DS70193)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit<sup>™</sup> (I2C<sup>™</sup>)" (DS70195)
- Section 20. "Data Converter Interface (DCI)" (DS70288)
- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185)
- Section 22. "Direct Memory Access (DMA)" (DS70182)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)

### 1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

This document contains device specific information for the following devices:

- PIC24HJ64GP206A
- PIC24HJ64GP210A
- PIC24HJ64GP506A
- PIC24HJ64GP510A
- PIC24HJ128GP206A
- PIC24HJ128GP210A
- PIC24HJ128GP506A
- PIC24HJ128GP510A
- PIC24HJ128GP306A
- PIC24HJ128GP310A
- PIC24HJ256GP206A
- PIC24HJ256GP210A
- PIC24HJ256GP610A


The PIC24HJXXXGPX06A/X08A/X10A device family includes devices with different pin counts (64 and 100 pins), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes and 16 Kbytes).

This makes these families suitable for a wide variety of high-performance digital signal control applications. The devices are pin compatible with the dsPIC33F family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The PIC24HJXXXGPX06A/X08A/X10A device family employs a powerful 16-bit architecture, ideal for applications that rely on high-speed, repetitive computations, as well as control.

The 17 x 17 multiplier, hardware support for division operations, multi-bit data shifter, a large array of 16-bit working registers and a wide variety of data addressing modes. together provide the PIC24HJXXXGPX06A/X08A/X10A Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the PIC24HJXXXGPX06A/X08A/X10A devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use PIC24HJXXXGPX06A/X08A/X10A devices.

Figure 1-1 shows a general block diagram of the various core and peripheral modules in the PIC24HJXXXGPX06A/X08A/X10A family of devices, while Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



Pin Name	Pin Type	Buffer Type	Description
AN0-AN31	I	Analog	Analog input channels.
AVdd	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	Ground reference for analog modules.
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
C1RX C1TX C2RX C2TX	 0   0	ST — ST —	ECAN1 bus receive pin. ECAN1 bus transmit pin. ECAN2 bus receive pin. ECAN2 bus transmit pin.
PGED1 PGEC1 PGED2 PGEC2 PGED3 PGEC3	I/O I I/O I I/O I	ST ST ST ST ST ST	Data I/O pin for programming/debugging communication channel 1. Clock input pin for programming/debugging communication channel 1. Data I/O pin for programming/debugging communication channel 2. Clock input pin for programming/debugging communication channel 2. Data I/O pin for programming/debugging communication channel 3. Clock input pin for programming/debugging communication channel 3.
IC1-IC8	I	ST	Capture inputs 1 through 8.
INT0 INT1 INT2 INT3 INT4		ST ST ST ST ST	External interrupt 0. External interrupt 1. External interrupt 2. External interrupt 3. External interrupt 4.
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OCFA OCFB OC1-OC8	     0	ST ST —	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare Fault B input (for Compare Channels 5, 6, 7 and 8). Compare outputs 1 through 8.
OSC1 OSC2	l I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator
RA0-RA7 RA9-RA10 RA12-RA15	I/O I/O I/O	ST ST ST	mode. Optionally functions as CLKO in RC and EC modes. PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
RC1-RC4 RC12-RC15	I/O I/O	ST ST	PORTC is a bidirectional I/O port.
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.
RF0-RF8 RF12-RF13	I/O	ST	PORTF is a bidirectional I/O port.
RG0-RG3 RG6-RG9 RG12-RG15	/O  /O  /O	ST ST ST	PORTG is a bidirectional I/O port.

### TABLE 1-1: PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input P = Powe O = Output I = Input

TABLE 1-1:	FINOU	T I/O DESC	CRIPTIONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	Description
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	1	ST	SPI1 data in.
SDO1	0		SPI1 data out.
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.
SDI2	1	ST	SPI2 data in.
SDO2	0		SPI2 data out.
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.
SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	0	—	32.768 kHz low-power oscillator crystal output.
TMS	I	ST	JTAG Test mode select pin.
TCK	I	ST	JTAG test clock input pin.
TDI	I	ST	JTAG test data input pin.
TDO	0	—	JTAG test data output pin.
T1CK	I	ST	Timer1 external clock input.
T2CK	I	ST	Timer2 external clock input.
T3CK	I	ST	Timer3 external clock input.
T4CK	I	ST	Timer4 external clock input.
T5CK	I	ST	Timer5 external clock input.
T6CK	I	ST	Timer6 external clock input.
T7CK	I	ST	Timer7 external clock input.
T8CK	I	ST	Timer8 external clock input.
T9CK	I	ST	Timer9 external clock input.
U1CTS	I	ST	UART1 clear to send.
U1RTS	0		UART1 ready to send.
U1RX	I	ST	UART1 receive.
U1TX	0		UART1 transmit.
U2CTS	I	ST	UART2 clear to send.
U2RTS	0	—	UART2 ready to send.
U2RX	I	ST	UART2 receive.
U2TX	0	—	UART2 transmit.
Vdd	Р	_	Positive supply for peripheral logic and I/O pins.
VCAP	Р	—	CPU logic filter capacitor connection.
Vss	Р	_	Ground reference for logic and I/O pins.
VREF+	I	Analog	Analog voltage reference (high) input.
VREF-	I	Analog	Analog voltage reference (low) input.
Legend: CMC	NS = CMO	S compatible	e input or output Analog = Analog input P = Power

### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

### 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 2.1 Basic Connection Requirements

Getting started with the PIC24HJXXXGPX06A/X08A/X10A family of 16-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
   VCAP
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note:	The	AVdd	and	AVss	pins	mu	st be
	conn	ected	indep	endent	of	the	ADC
	voltage reference source.						


### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.





### 2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including MCUs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

### 2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7  $\mu$ F and 10  $\mu$ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 24.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 21.2 "On-Chip Voltage Regulator"** for details.

### 2.4 Master Clear (MCLR) Pin


The  $\overline{\text{MCLR}}$  pin provides for two specific device functions:

- Device Reset
- · Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{MCLR}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and requirements timing information in the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 3 or MPLAB REAL ICE<sup>™</sup>.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "Using MPLAB<sup>®</sup> ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE<sup>™</sup> In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB<sup>®</sup> REAL ICE™" (poster) DS51749

### 2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.





### 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to  $\leq$  8 MHz for start-up with PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

### 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pins.

### 3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJXXXGPX06A/X08A/X10A devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The PIC24HJXXXGPX06A/X08A/X10A instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the PIC24HJXXXGPX06A/X08A/X10A is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24HJXXXGPX06A/X08A/X10A is shown in Figure 3-2.

### 3.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.


The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

### 3.2 Special MCU Features

The PIC24HJXXXGPX06A/X08A/X10A features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24HJXXXGPX06A/X08A/X10A supports 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.



### FIGURE 3-1: PIC24HJXXXGPX06A/X08A/X10A CPU CORE BLOCK DIAGRAM

	D15	D0
	W0/WREG	PUSH.S Shadov
	W1	
	W2	DO Shadow
	W3	L
	W4	
	W5	
	W6	
	W7	
	W8	Working Registers
	W9	
	W10	
	W11	
	W12	
	W13	
	W14/Frame Point	ter
	W15/Stack Point	ter
PC22 7 0 TBLPAG Data Ta	ble Page Address	PC0 0 Program Counter
70	ram Space Visibility Page Ac 15 RCOUNT	ddress 0 REPEAT Loop Counter
	15 CORCON	0 Core Configuration Register
— — — — — — — — — — — — — — — — — — —	DC IPL2 IPL1 IPL0 RA	

### 3.3 CPU Control Registers

### REGISTER 3-1: SR: CPU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
—		—	—	_		—	DC			
bit 15						•	bit 8			
R/W-0 <sup>(1)</sup>	R/W-0 <sup>(2)</sup>	R/W-0 <sup>(2)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	IPL<2:0>(2)		RA	N	OV	Z	С			
bit 7							bit (			
Legend:										
C = Clear onl	v bit	R = Readable	e bit	U = Unimplei	mented bit, read	as '0'				
S = Set only	5	W = Writable		-n = Value at						
'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown					
bit 15-9	-	ted: Read as '								
bit 8		U Half Carry/B		for but o oized	data) or 8th low-	ordor bit (for w	ord aized data			
	•	sult occurred		ior byte sized (			oru sizeu uala			
			Ith low-order b	oit (for byte siz	ed data) or 8th	low-order bit (	for word sized			
	,	the result occur								
bit 7-5		PU Interrupt Pri								
		nterrupt Priority			pts disabled					
		L0 = CPU Interrupt Priority Level is 6 (14) D1 = CPU Interrupt Priority Level is 5 (13)								
		nterrupt Priority								
		nterrupt Priority								
		nterrupt Priority								
	001 = CPU li	nterrupt Priority	Level is 1 (9)							
	000 = CPU II	nterrupt Priority	v Level is 0 (8)							
bit 4	<b>RA:</b> REPEAT	Loop Active bi	t							
		loop in progres loop not in prog								
bit 3	N: MCU ALU		-							
	1 = Result wa	-								
	0 = Result wa	as non-negative	e (zero or posi	tive)						
bit 2	OV: MCU AL	U Overflow bit								
		•	•	omplement). It	indicates an ove	erflow of the ma	agnitude whicł			
		ign bit to chang								
	1 = Overflow 0 = No overfl		gned arithmet	ic (in this arithi	metic operation)					
bit 1	0 = NO OVENI Z: MCU ALU									
			cts the 7 hit he	as set it at som	ne time in the pa	st				
	•				s cleared it (i.e.,		sult)			
bit 0		Carry/Borrow			( - )					
	1 = A carry-o	ut from the Mo	st Significant b		e result occurred	I				
		out from the M								
Note 1: Th	ie IPL<2:0> bits	are concatena	ted with the IP	PL<3> bit (COF	RCON<3>) to for	m the CPU Int	errupt Priority			
Le	vel. The value i				1. User interrup					
IP	L<3> = 1.									
• T			1 I NI		TOONA MEN					

2: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

REGISTER 3-2. CORCON: CORE CONTROL REGISTER	REGISTER 3-2:	CORCON: CORE CONTROL REGISTER
---	---------------	-------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	-	—	—
bit 15							
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
	—	—	—	IPL3 <sup>(1)</sup>	PSV	—	—
bit 7			•				bit 0
Legend:		C = Clear only	y bit				
R = Readable	R = Readable bit W = Writable bit -n = Value at POR				POR	'1' = Bit is set	
0' = Bit is clea	ared	'x = Bit is unk	nown	U = Unimpler	nented bit, read	as '0'	
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	oit 3(1)			
	1 = CPU inter	rupt priority lev	el is greater tl	han 7			
	0 = CPU interrupt priority level is 7 or less						
bit 2	2 PSV: Program Space Visibility in Data Space Enable bit						
	1 = Program space visible in data space						
	0 = Program	space not visib	le in data spac	ce			
bit 1-0	it 1-0 Unimplemented: Read as '0'						

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

### 3.4 Arithmetic Logic Unit (ALU)

The PIC24HJXXXGPX06A/X08A/X10A ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register</u>. The <u>C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157) for information on the SR bits affected by each instruction.

The PIC24HJXXXGPX06A/X08A/X10A CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

### 3.4.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

### 3.4.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

### 3.4.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

### 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3. "Data Memory" (DS70202) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

### 4.1 Program Address Space

The program address memory space of the PIC24HJXXXGPX06A/X08A/X10A devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.4 "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24HJXXXGPX06A/X08A/ X10A family of devices are shown in Figure 4-1.

	PIC24HJ64XXXXXA	PIC24HJ128XXXXXA	PIC24HJ256XXXXXA	
Ā	GOTO Instruction	 GOTO Instruction	 GOTO Instruction	0x000000 - 0x000002
	Reset Address	 Reset Address	 Reset Address	0x000004
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table	0x0000FE
	Reserved	 Reserved	 Reserved	0x000100
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table	0x000104 0x0001FE
Space	User Program Flash Memory (22K instructions)	 User Program Flash Memory	 User Program Flash Memory	- 0x00ABFE 0x00AC00
ory		(44K instructions)	(88K instructions)	
User Memory Space			 	0x0157FE 0x015800
Ns	Unimplemented (Read '0's)	Unimplemented (Read '0's)		0x02ABFE 0x02AC00
			Unimplemented (Read '0's)	
				0x7FFFE 0x800000
v Space	Reserved	Reserved	Reserved	0×F7FFFE
nor	Device Configuration	 Device Configuration Registers	 Device Configuration	0xF80000
Mer	Registers	 Registers	 Registers	0xF80017 0xF80010
Configuration Memory Space	Reserved	Reserved	Reserved	UXF80010
	DEVID (2)	 DEVID (2)	 DEVID (2)	- 0xFEFFFE 0xFF0000 0xFFFFFE

### FIGURE 4-1: PROGRAM MEMORY MAP FOR PIC24HJXXXGPX06A/X08A/X10A FAMILY DEVICES

### 4.1.1 PROGRAM MEMORY ORGANIZATION


The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

### 4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJXXXGPX06A/X08A/X10A devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

PIC24HJXXXGPX06A/X08A/X10A devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".



### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

### 4.2 Data Address Space

The PIC24HJXXXGPX06A/X08A/X10A CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 4-3 and Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.4.3 "Reading Data from Program Memory Using Program Space Visibility").

PIC24HJXXXGPX06A/X08A/X10A devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.

### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve data space memory usage efficiency, the PIC24HJXXXGPX06A/X08A/X10A instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the Least Significant bit (LSb) of any EA to determine which byte to select. The selected byte is placed onto the Least Significant Byte (LSB) of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte (MSB) is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the Most Significant Byte of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

### 4.2.3 SFR SPACE


The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJXXXGPX06A/X08A/X10A core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-33.


Note:	The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables
	and pinout diagrams for device-specific information.
	iniomation.

### 4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.



## FIGURE 4-3: DATA MEMORY MAP FOR PIC24HJXXXGPX06A/X08A/X10A DEVICES WITH 8 KB



### 4.2.5 DMA RAM

Every PIC24HJXXXGPX06A/X08A/X10A device contains 2 Kbytes of dual ported DMA RAM located at the end of data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	gister 0								xxxx
WREG1	0002								Working Re	gister 1								xxxx
WREG2	0004								Working Re	egister 2								xxxx
WREG3	0006								Working Re	gister 3								xxxx
WREG4	8000		Working Register 4															xxxx
WREG5	000A		Working Register 5															xxxx
WREG6	000C		Working Register 6															xxxx
WREG7	000E		Working Register 7															xxxx
WREG8	0010		Working Register 8															xxxx
WREG9	0012		Working Register 9															xxxx
WREG10	0014																	xxxx
WREG11	0016		Working Register 11 2															xxxx
WREG12	0018		Working Register 12															xxxx
WREG13	001A		Working Register 13															xxxx
WREG14	001C		Working Register 14															xxxx
WREG15	001E								Working Re	gister 15								0800
SPLIM	0020							Sta	ck Pointer Li	mit Registe	•							xxxx
PCL	002E							Program	n Counter Lo	w Word Re	gister							0000
PCH	0030	_	—	—	—	_	—	—	—			Progra	m Counter	High Byte F	Register			0000
TBLPAG	0032	_	_		_	_	—	_	—			Table F	Page Addre	ss Pointer F	Register			0000
PSVPAG	0034	—	—	—	—	—	—	—	—		Progra	am Memory	Visibility P	age Addres	s Pointer Re	egister		0000
RCOUNT	0036			•				Repe	eat Loop Cou	inter Regist	er						T	xxxx
SR	0042		—	—	_	_		_	DC		IPL<2:0>		RA	N	OV	Z	С	0000
CORCON	0044	—	—	—	—	—	—	—	—	—	—	—	—	IPL3	PSV	—	—	0000
DISICNT	0052		—						Disable	e Interrupts	Counter R	egister						xxxx
BSRAM	0750		—	—	-	-	—	—	—	—	—	—	—		IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752		_	—	—	—	_	_	_	_	_	—	_	—	IW_SSR	IR_SSR	RL_SSR	0000

### TABLE 4-1: CPU CORE REGISTERS MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

# PIC24HJXXXGPX06A/X08A/X10A

### TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJXXXGPX10A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062		_	_	_	_	—	_	_	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	<b>CN0PUE</b>	0000
CNPU2	006A		_	_	_	_	_	_		CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

### TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJXXXGPX08A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	-	_	-	_	_	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	<b>CN0PUE</b>	0000
CNPU2	006A	—		—	_	_	_	_	_			CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJXXXGPX06A DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	_	_	_	_	_	CN21IE	CN20IE	_	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	<b>CN0PUE</b>	0000
CNPU2	006A	—	-	_	_	_	—	_		-	-	CN21PUE	CN20PUE	—	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_	—	-	-	_	_	—	—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	—	-	_	_	_		_	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	<b>INT0IF</b>	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	—	MI2C1IF	SI2C1IF	0000
IFS2	0088	T6IF	DMA4IF	_	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	008A	—	_	DMA5IF	_	_	_	_	C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	008C	_	_	_	_	_	_	_		C2TXIF	C1TXIF	DMA7IF	DMA6IF	_	U2EIF	U1EIF	-	0000
IEC0	0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	—	MI2C1IE	SI2C1IE	0000
IEC2	0098	T6IE	DMA4IE	_	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	009A	—	_	DMA5IE	_	_	_	_	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	009C	_	_	_	_	_	_	_		C2TXIE	C1TXIE	DMA7IE	DMA6IE	_	U2EIE	U1EIE	-	0000
IPC0	00A4	_		T1IP<2:0>	•	_	OC1IP<2:0>				IC1IP<2:0>			_	INT0IP<2:0>			4444
IPC1	00A6	_		T2IP<2:0>	•	_	OC2IP<2:0>					IC2IP<2:0>			D	MA0IP<2:0	>	4444
IPC2	00A8	_	ι	J1RXIP<2:(	)>	_	SPI1IP<2:0>				:	SPI1EIP<2:0>				T3IP<2:0>		4444
IPC3	00AA	_	_	_	—	_	DMA1IP<2:0>					AD1IP<2:0	>	_	U	1TXIP<2:0>	>	0444
IPC4	00AC	_		CNIP<2:0>	>	_						MI2C1IP<2:0>			SI	>	4044	
IPC5	00AE	_		IC8IP<2:0>	>	_	IC7IP<2:0>		>		AD2IP<2:0>			_	INT1IP<2:03			4444
IPC6	00B0	—		T4IP<2:0>	•	_	(	OC4IP<2:(	)>	_	OC3IP<2:0>			_	DMA2IP<2:0		>	4444
IPC7	00B2	—	ι	U2TXIP<2:0	)>	_	ι	J2RXIP<2:	0>	_	INT2IP<2:0>			_	T5IP<2:0>			4444
IPC8	00B4	—		C1IP<2:0>	>	_	C	C1RXIP<2:	0>	_		SPI2IP<2:0	>	_	SI	PI2EIP<2:0	>	4444
IPC9	00B6	—		IC5IP<2:0>	>	_		IC4IP<2:0	>	_		IC3IP<2:0>		_	D	MA3IP<2:0	>	4444
IPC10	00B8	—		OC7IP<2:0	>	_	(	OC6IP<2:0	)>	_		OC5IP<2:03	>	_	I	C6IP<2:0>		4444
IPC11	00BA	—		T6IP<2:0>	•	_	D	MA4IP<2:	0>	_	_	_	_	_	C	0C8IP<2:0>		4404
IPC12	00BC	—		T8IP<2:0>	•	_	N	112C2IP<2	:0>	_		SI2C2IP<2:0	)>	_		T7IP<2:0>		4444
IPC13	00BE	_	(	C2RXIP<2:0>		_	I	NT4IP<2:0	)>	_		INT3IP<2:0	>	_		T9IP<2:0>		4444
IPC14	00C0	_	_	_	_	_	_	_		_	_	_	_	_		C2IP<2:0>		0004
IPC15	00C2	_	_	_	—	_	_	_	_	_		DMA5IP<2:0	)>	_	—	—	—	0040
IPC16	00C4	_	_	_	_	_		U2EIP<2:0>		_		U1EIP<2:0	>	_	_	_	_	0440
IPC17	00C6	_	(	C2TXIP<2:0	)>	_	C1TXIP<2:0>			_		DMA7IP<2:0>			DMA6IP<2:0>			4444
INTTREG	00E0	_	—	—	—		ILR<	3:0>		_			VE	CNUM<6:0>				
Logondu										vodooimol for								

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE	4-6:	TIME	R REG	ISTER N	IAP													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108						Tim	ner3 Holding	Register (fo	r 32-bit time	r operations c	only)						xxxx
TMR3	010A								Timer3	Register								0000
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32		TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	—	_	TCS	_	0000
TMR4	0114		Timer4 Register Timer5 Holding Register (for 32-bit operations only)															0000
TMR5HLD	0116		Timer4 Register Timer5 Holding Register Timer5 Register															xxxx
TMR5	0118		Timer5 Holding Register (for 32-bit operations only) Timer5 Register															0000
PR4	011A		Timer5 Holding Register (for 32-bit operations only)															FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32		TCS	_	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	—	_	TCS	_	0000
TMR6	0122								Timer6	Register								0000
TMR7HLD	0124						-	Timer7 Hold	ing Register	(for 32-bit op	perations only	/)						xxxx
TMR7	0126								Timer7	Register								0000
PR6	0128								Period F	Register 6								FFFF
PR7	012A								Period F	Register 7								FFFF
T6CON	012C	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32		TCS	_	0000
T7CON	012E	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	—	_	TCS	_	0000
TMR8	0130								Timer8	Register								0000
TMR9HLD	0132						-	Timer9 Hold	ing Register	(for 32-bit op	perations only	/)						xxxx
TMR9	0134								Timer9	Register								0000
PR8	0136								Period F	Register 8								FFFF
PR9	0138								Period F	Register 9								FFFF
T8CON	013A	TON	—	TSIDL	—	—	—	—	—	—	TGATE	TCKP	S<1:0>	T32		TCS	—	0000
T9CON	013C	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	—	_	TCS	_	0000
Logondy			luo on Roo		nnlomontod											•		

PIC24HJXXXGPX06A/X08A/X10A

IADLE 4	-/. I	NFUIC	JAFIU		JOIER													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	pture Regist	er							xxxx
IC1CON	0142	—	_	ICSIDL	—	_	_		_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	pture Regist	er							xxxx
IC2CON	0146	—	_	ICSIDL	—	_	_		_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148			Input 3 Capture Register													xxxx	
IC3CON	014A	—	_	ICSIDL	—	_	_		ICTMR ICI<1:0> ICOV ICBNE ICM<2:0>									
IC4BUF	014C								Input 4 Ca	pture Regist	er							xxxx
IC4CON	014E	—	_	ICSIDL	—	_	_		_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Ca	pture Regist	er							xxxx
IC5CON	0152	—	_	ICSIDL	—	_	_		_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	pture Regist	er							XXXX
IC6CON	0156	—	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	pture Regist	er							xxxx
IC7CON	015A	—	_	ICSIDL	—	_	—	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	pture Regist	er							XXXX
IC8CON	015E	—	_	ICSIDL	—	_	_	_	_	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
Logondu			n Doost		amonted r	and no '0'	Desetual			looimal for l	بملم والمنا							

C24HJXXXGPX06A/X08A/X10A

#### TABLE 4-7: INPUT CAPTURE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Out	tput Compar	e 1 Second	ary Register							xxxx
OC1R	0182								Output Co	ompare 1 Re	egister							xxxx
OC1CON	0184	—		OCSIDL	—	_	_		—	—	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Out	tput Compar	e 2 Second	ary Register							xxxx
OC2R	0188								Output Co	ompare 2 Re	egister							xxxx
OC2CON	018A	—		OCSIDL	—	_	_		—	—	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Out	tput Compar	e 3 Second	ary Register							xxxx
OC3R	018E								Output Co	ompare 3 Re	egister							xxxx
OC3CON	0190	—		OCSIDL	—	_	_		—	—	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192		Output Compare 4 Secondary Register															xxxx
OC4R	0194								Output Co	ompare 4 Re	egister							xxxx
OC4CON	0196	—		OCSIDL	—	_	_		—	—	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Out	tput Compar	e 5 Second	ary Register							xxxx
OC5R	019A								Output Co	ompare 5 Re	egister							xxxx
OC5CON	019C	—	—	OCSIDL	—	—	—	-	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Out	tput Compar	e 6 Second	ary Register							xxxx
OC6R	01A0								Output Co	ompare 6 Re	egister							xxxx
OC6CON	01A2	—	—	OCSIDL	—	—	—	-	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Out	tput Compar	e 7 Second	ary Register							xxxx
OC7R	01A6								Output Co	ompare 7 Re	egister							xxxx
OC7CON	01A8	—		OCSIDL	—	_	_		_	_	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC8RS	01AA							Out	put Compar	e 8 Second	ary Register							xxxx
OC8R	01AC								Output Co	ompare 8 Re	egister							xxxx
OC8CON	01AE	—		OCSIDL	—	_	_	_	_	_	—		OCFLT	OCTSEL		OCM<2:0>		0000
Legend:	x = unkno	wn value o	n Reset, -	– = unimple	emented, r	ead as '0'.	Reset val	ues are sh	own in hexa	adecimal fo	r PinHigh de	evices.						

#### TABLE 1-8. OUTDUT COMPADE DECISTED MAD

#### TABLE 4-9: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_	_	_	_	_	—	—	—				Receive	Register				0000	
I2C1TRN	0202	_	_	_	_		_	_	_				Transmit	Register				OOFF	
I2C1BRG	0204	_	_	_	_		_	_		Transmit Register Baud Rate Generator Register									
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_		BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000	
I2C1ADD	020A	—	—	—	—	_				Address Register									
I2C1MSK	020C	—	_	—	—	_						Address Ma	ask Register					0000	

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

#### TABLE 4-10: I2C2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C2RCV	0210	_			_			_	_				Receive	Register				0000
I2C2TRN	0212	—			—	-		—	—				Transmit	Register				OOFF
I2C2BRG	0214	_			—			_		Transmit Register Baud Rate Generator Register								
I2C2CON	0216	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT		_	-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C2ADD	021A	—	_		_	_						Address	Register					0000
I2C2MSK	021C	_	-	-	-							Address Ma	ask Register					0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

# TABLE 4-11: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	-	_				UART	Fransmit Re	gister				xxxx
U1RXREG	0226	_	_	_	_	_	-	_				UART	Receive Re	gister				0000
U1BRG	0228							Bau	d Rate Ger	erator Presc	aler							0000

#### TABLE 4-12: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_		_				UART	Transmit Re	egister				xxxx
U2RXREG	0236	_	_	—	_	_	_	_				UART	Receive Re	gister				0000
U2BRG	0238							Bauc	Rate Gen	erator Presc	aler							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

### TABLE 4-13: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	_	_	—	_	—	_	SPIROV	_	_	—	—	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	•	PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Rec	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

#### TABLE 4-14: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	_	SPISIDL	—	—	—		—	-	SPIROV	-		—	—	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000

# TABLE 4-15: ADC1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	Buffer 0								xxxx
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	_	AD12B	FOR	M<1:0>	:	SSRC<2:0>	•	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	,	VCFG<2:0>	>	—		CSCNA	CHP	S<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC				S	AMC<4:0>						ADCS	6<7:0>				0000
AD1CHS123	0326	_			—	_	CH1231	VB<1:0>	CH123SB	—	—	—	—	—	CH123	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	-	-         SAMC<4:0>         ADCS<7:0>         0000           -         -         CH123NB<1:0>         CH123SB         -         -         -         -         CH123NA<1:0>         CH123SA         0000           -         CH0SB<4:0>         CH0NA         -         -         CH0SA         0000         0000														
AD1PCFGH <sup>(1)</sup>	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH(1)	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_	_	_	_	_	_	_	_	_	_	_	_	_		DMABL<2:	0>	0000
Reserved	0334- 033E	_	_		_			—	_	—	_	—	_	_	_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: Not all ANx inputs are available on all devices. See the device pin diagrams for available ANx inputs.

### TABLE 4-16: ADC2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data	Buffer 0								xxxx
AD2CON1	0360	ADON	-	ADSIDL	ADDMABM	_	AD12B	FORI	VI<1:0>	:	SSRC<2:0	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	,	VCFG<2:0>	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC	-	_		S	AMC<4:0>						ADCS	S<7:0>				0000
AD2CHS123	0366	_	-	_	_	_	CH123N	NB<1:0>	CH123SB	_	_	_	_	_	CH123N	IA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB	-	_	_		CH0S	B<3:0>		CH0NA	_	_	_		CH0S	A<3:0>		0000
Reserved	036A	—	-		-		—		—		_	_		—	—		_	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	_	-	_	_	_	_	_	_	_	_	_	_	_	I	DMABL<2:	0>	0000
Reserved	0374- 037E	—	—	_	—	—	—	_	—	_	—	_	_	—	_	—	—	0000

# TABLE 4-17: DMA REGISTER MAP

IABLE 4		DIVIA	REGIS			1			<u> </u>		1	i		1				<u> </u>
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW			—	-	—	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMA0REQ	0382	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA0STA	0384								S	TA<15:0>								0000
DMA0STB	0386								S	TB<15:0>								0000
DMA0PAD	0388								P	AD<15:0>								0000
DMA0CNT	038A	—	_	—	_	—						CNT	<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW			—		_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	_	—	_	—			—				I	RQSEL<6:0	>			0000
DMA1STA	0390								S	TA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394								P	AD<15:0>								0000
DMA1CNT	0396	—	_	—	_	—						CNT	<9:0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW			—		_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA2STA	039C								S	TA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0								P	AD<15:0>								0000
DMA2CNT	03A2	_	_	—	—	—						CNT	<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW			—		_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	_	—		—			—				I	RQSEL<6:0	>			0000
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								P	AD<15:0>								0000
DMA3CNT	03AE	_	_	_	_	_	_					CNT	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								P	AD<15:0>								0000
DMA4CNT	03BA	_		_	_	—	—					CNT	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	_	AMOD	E<1:0>		_	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	_	—	_	_			—	—			I	RQSEL<6:0	>			0000
DMA5STA	03C0								S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

#### TABLE 4-17: DMA REGISTER MAP (CONTINUED)

						-	/											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								P	AD<15:0>								0000
DMA5CNT	03C6	_	_	—	_	—	_					CNT	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW		_	_	_	—	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	_	_	_	_		_	_	_			I	RQSEL<6:0	>			0000
DMA6STA	03CC								S	TA<15:0>								0000
DMA6STB	03CE								S	TB<15:0>								0000
DMA6PAD	03D0								P	AD<15:0>								0000
DMA6CNT	03D2	_	—		_	_	_					CNT	<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	_	—	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	—	_	_	_	_	—	—	_			I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	TA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								P	AD<15:0>								0000
DMA7CNT	03DE	_	—		_	_	_					CNT	<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	_	_	_	_		LSTCH	<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DS	ADR<15:0>				•		-	•	0000
Legend:	— = ι	inimpleme	nted, read	as '0'. Rese	et values ar	e shown in	hexadecim	al for PinHi	igh devices									•

# TABLE 4-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

	<b>U</b> .									1102411								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	—	—	CSIDL	ABAT	—	R	EQOP<2:0	>	OPN	MODE<2:0	>	_	CANCAP	—	—	WIN	0480
C1CTRL2	0402	_	_	_	_	_	_	_	_	_	_	_		D	NCNT<4:0	>		0000
C1VEC	0404	_	—	—		F	ILHIT<4:0>			—			l	CODE<6:0>	>			0000
C1FCTRL	0406	C	DMABS<2:0	)>	—	FSA<4:0>								0000				
C1FIFO	0408	_	_										0000					
C1INTF	040A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	_	_	_	—	_	_	_	_	IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRC	NT<7:0>		-	-				RERRCN	IT<7:0>	•			0000
C1CFG1	0410	_	_	_				_	_	SJW<1	1:0>			BRP<	<5:0>			0000
C1CFG2	0412	_	WAKFIL	_		-	SE	G2PH<2:0	)>	SEG2PHTS	SAM	S	EG1PH<2	:0>	P	RSEG<2:0	)>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MSI	K<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK<	<1:0>	F2MSk	<1:0>	F1MSK	<1:0>	F0MS	K<1:0>	0000
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	> F13MSK<1:0> F12MSK<1:0> F11MSK<1:0> F10MSK<1:0> F9MSK<1:0>								F8MSI	K<1:0>	0000		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

IABLE 4	-19:	ECAN	1 REGIS		AP WHE	:N C1C	RL1.W	IN = 0F	OR PIC	24HJXX	XGP50	5A/510A	V610A L	EVICE	SONLY			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	e definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CO N	0430	TXEN1	TX ABT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERR0	TX REQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CO N	0432	TXEN3	TX ABT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CO N	0434	TXEN5	TX ABT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CO N	0436	TXEN7	TX ABT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C1RXD	0440								Recieved I	Data Word								xxxx
C1TXD	0442								Transmit [	Data Word								xxxx

#### TABLE 4-19: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

#### TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	ion when W	/IN = x							
C1BUFPNT1	0420		F3BP	<3:0>			F2BF	><3:0>			F1BP	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BP	<3:0>			F6BF	><3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11BF	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15BF	><3:0>			F14B	P<3:0>			F13BF	<b>?&lt;3:0&gt;</b>			F12BP	<3:0>		0000
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<1	7:16>	xxxx
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>				xxxx
C1RXM1SID	0434				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<1	7:16>	xxxx
C1RXM1EID	0436				EID<	15:8>							EID<	7:0>				xxxx
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<1	7:16>	xxxx
C1RXM2EID	043A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF0SID	0440				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF0EID	0442				EID<	15:8>							EID<	7:0>				xxxx
C1RXF1SID	0444				SID<	10:3>					SID<2:0>		—	EXIDE		EID<1	7:16>	xxxx

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF1EID	0446		•		EID<	15:8>			•		•		EID<	7:0>	•			xxxx
C1RXF2SID	0448				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF2EID	044A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF3SID	044C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C1RXF3EID	044E				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF4SID	0450				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<	17:16>	xxxx
C1RXF4EID	0452				EID<	15:8>							EID<	7:0>				xxxx
C1RXF5SID	0454				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<	17:16>	xxxx
C1RXF5EID	0456				EID<	15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF6EID	045A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF7SID	045C				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	xxxx
C1RXF7EID	045E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF8SID	0460				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF8EID	0462				EID<	15:8>							EID<	7:0>				xxxx
C1RXF9SID	0464				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF9EID	0466				EID<	15:8>							EID<	7:0>				xxxx
C1RXF10SID	0468				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF10EID	046A				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF11SID	046C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF11EID	046E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF12EID	0472				EID<	15:8>							EID<	7:0>				xxxx
C1RXF13SID	0474				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF13EID	0476				EID<	15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF14EID	047A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF15SID	047C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF15EID	047E				EID<	15:8>							EID<	7:0>				xxxx

#### ONILY (CONTINUED) DICOALLINNY ODEACA/E40A/C40A DEV/ICEO

IADLE 4-2	1. L		LOISIL				1.VVIIN -	0.01		-ICZ4HJZ	.JUGF(				_			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2CTRL1	0500	—	_	CSIDL	ABAT	—	RE	EQOP<2:0	>	OPN	/ODE<2:0	>	_	CANCAP	—	—	WIN	0480
C2CTRL2	0502	_	_	_	_	_	_	_	_	_	_	_		D	NCNT<4:	)>		0000
C2VEC	0504	_	_	_		FI	LHIT<4:0>			_				ICODE<6:0	)>			0000
C2FCTRL	0506	0	MABS<2:0	>	FSA<4:0>						0000							
C2FIFO	0508	_	_									0000						
C2INTF	050A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF	0000
C2INTE	050C	_			_			_	_	IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE	0000
C2EC	050E				TERRCN	Γ<7:0>							RERRCI	NT<7:0>				0000
C2CFG1	0510	_			_			_	_	SJW<1	1:0>			BRP	<5:0>			0000
C2CFG2	0512	_	WAKFIL	-	_		SE	G2PH<2:0	)>	SEG2PHTS	SAM	SE	EG1PH<2	:0>	F	RSEG<2:	)>	0000
C2FEN1	0514	FLTEN15	FLTEN14	FLTEN13	FLTEN12								FFFF					
C2FMSKSEL1	0518	F7MSI	<<1:0>	F6MSI	<<1:0>	F5MSł	<1:0>	F4MSI	<b>&lt;</b> <1:0>	F3MSK<	<1:0>	F2MSk	<1:0>	F1MSł	<<1:0>	F0MS	K<1:0>	0000
C2FMSKSEL2	051A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSł	<<1:0>	F8MS	K<1:0>	0000

#### TABLE 4-21: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0 OR 1 FOR PIC24HJ256GP610A DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

### TABLE 4-22: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0 FOR PIC24HJ256GP610A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							See	e definition	when WIN	= x							
C2RXFUL1	0520	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C2RXFUL2	0522	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C2RXOVF1	0528	RXOVF15	RXOVF14	DVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF09 RXOVF08 RXOVF7 RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF3 RXOVF2 RXOVF1 RXOV DVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26 RXOVF25 RXOVF25 RXOVF24 RXOVF23 RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOV														0000
C2RXOVF2	052A	RXOVF31	RXOVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF													RXOVF16	0000	
C2TR01CON	0530	TXEN1	TX ABAT1													l<1:0>	0000	
C2TR23CON	0532	TXEN3	TX ABAT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PR	l<1:0>	0000
C2TR45CON	0534	TXEN5	TX ABAT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PR	l<1:0>	0000
C2TR67CON	0536	TXEN7	TX ABAT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PR	l<1:0>	xxxx
C2RXD	0540								Recieved	Data Word								xxxx
C2TXD	0542								Transmit I	Data Word								xxxx

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							:	See definiti	on when W	'IN = x							
C2BUFPNT1	0520		F3BI	P<3:0>			F2BF	D<3:0>			F1BF	<b>?&lt;3:0&gt;</b>			F0BF	P<3:0>		0000
C2BUFPNT2	0522		F7BI	P<3:0>			F6BF	P<3:0>			F5BF	o<3:0>			F4BF	P<3:0>		0000
C2BUFPNT3	0524		F12B	P<3:0>			F10B	P<3:0>			F9BF	<b>?&lt;3:0&gt;</b>			F8BF	P<3:0>		0000
C2BUFPNT4	0526		F15B	P<3:0>			F14B	P<3:0>			F13BI	><3:0>	_		F12B	P<3:0>		0000
C2RXM0SID	0530				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	xxxx
C2RXM0EID	0532				EID<	15:8>							EID<7	7:0>				xxxx
C2RXM1SID	0534				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	xxxx
C2RXM1EID	0536				EID<	15:8>							EID<7	7:0>				xxxx
C2RXM2SID	0538				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	xxxx
C2RXM2EID	053A				EID<	15:8>							EID<7	7:0>	•			xxxx
C2RXF0SID	0540				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF0EID	0542				EID<	15:8>							EID<7	7:0>	ł			xxxx
C2RXF1SID	0544				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF1EID	0546				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF2SID	0548				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF2EID	054A				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF3SID	054C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF3EID	054E				EID<	15:8>							EID<7	7:0>	•			xxxx
C2RXF4SID	0550				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF4EID	0552				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF5SID	0554				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF5EID	0556				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF6SID	0558				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF6EID	055A				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF7SID	055C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF7EID	055E				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF8SID	0560				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF8EID	0562				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF9SID	0564				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF9EID	0566				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF10SID	0568				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF10EID	056A				EID<	15:8>							EID<7	7:0>				xxxx
C2RXF11SID	056C				SID<	10:3>					SID<2:0>		-	EXIDE	_	EID<	17:16>	xxxx

# TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR PIC24HJ256GP610A DEVICES ONLY

TABLE 4-23	5: EC	ANZ RI	EGISTE				RL1.W	IIN = T	FOR PIC	JZ4HJZ5	DOGPOIL					(עבו		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2RXF11EID	056E				EID<	:15:8>							EID<7	7:0>				xxxx
C2RXF12SID	0570				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	7:16>	xxxx
C2RXF12EID	0572				EID<	:15:8>							EID<7	7:0>				xxxx
C2RXF13SID	0574				SID<	:10:3>					SID<2:0>		—	EXIDE	_	EID<1	7:16>	xxxx
C2RXF13EID	0576				EID<	:15:8>							EID<7	7:0>				xxxx
C2RXF14SID	0578				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C2RXF14EID	057A				EID<	:15:8>							EID<7	7:0>				xxxx
C2RXF15SID	057C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C2RXF15EID	057E				EID<	:15:8>							EID<7	7:0>				xxxx

# TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR PIC24HJ256GP610A DEVICES ONLY (CONTINUED)

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

DS70592D-page 49

### TABLE 4-24: PORTA REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	TRISA13	TRISA12	_	TRISA10	TRISA9	—	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	F6FF
PORTA	02C2	RA15	RA14	RA13	RA12	-	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	LATA15	LATA14	LATA13	LATA12	-	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	06C0	ODCA15	ODCA14	—	_	-	_	_	_	_	_	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-25: PORTB REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02C8	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CA	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-26: PORTC REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12	_	_	—	_	_	—	_	TRISC4	TRISC3	TRISC2	TRISC1		F01E
PORTC	02CE	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
LATC	02D0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	—	_	LATC4	LATC3	LATC2	LATC1	_	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-27: PORTD REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D2	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02D4	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02D6	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	06D2	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

**Note** 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-28: PORTE REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02D8	—	_		_	_	_	_		TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	OOFF
PORTE	02DA	_	-	_	_	-	-		_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02DC	_	_	_	_	_	_	_	-	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-29: PORTF REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	_	_	TRISF13	TRISF12	—	_	_	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0	-	_	RF13	RF12	_	_	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02E2	-	_	LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF <sup>(2)</sup>	06DE	_	-	ODCF13	ODCF12		-	—	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-30: PORTG REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6		—	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12	_	-	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	XXXX
LATG	02E8	LATG15	LATG14	LATG13	LATG12	_	-	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	XXXX
ODCG <sup>(2)</sup>	06E4	ODCG15	ODCG14	ODCG13	ODCG12	-	_	ODCG9	ODCG8	ODCG7	ODCG6	-	—	ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

**Note** 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-31: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	—	_	_	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	xxxxx(1)
OSCCON	0742	_	(	COSC<2:0>	>	_	1	NOSC<2:0	>	CLKLOCK	_	LOCK	_	CF	_	LPOSCEN	OSWEN	<sub>0300</sub> (2)
CLKDIV	0744	ROI	[	DOZE<2:0>	>	DOZEN	F	RCDIV<2:0	)>	PLLPOS	T<1:0>	—		F	PLLPRE<4	:0>		3040
PLLFBD	0746		—	_	—	—	_		– PLLDIV<8:0>					0030				
OSCTUN	0748		—	_	_	—	_	_	— — — TUN<5:0>						0000			

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

#### TABLE 4-32: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR		_		_	_		ERASE	_	_		NVMO	P<3:0>		0000 <b>(1)</b>
NVMKEY	0766	—		_	_	_			_				NVMKE	Y<7:0>				0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

#### TABLE 4-33: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	—	_	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	T9MD	T8MD	T7MD	T6MD	-	_	_	—	—	-	—		_	_	I2C2MD	AD2MD	0000

# 4.2.6 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the PIC24HJXXXGPX06A/X08A/X10A devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-5. For a PC push during any CALL instruction, the MSB of the PC is zeroextended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSB
	of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-5: CALL STACK FRAME



# 4.2.7 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code, when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code, when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

# 4.3 Instruction Addressing Modes

The addressing modes in Table 4-34 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

# 4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

# 4.3.2 MCU INSTRUCTIONS


The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (i.e., the addressing mode can only be Register Direct) which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal



Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

# TABLE 4-34: FUNDAMENTAL ADDRESSING MODES SUPPORTED

#### 4.3.3 MOVE INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by move instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not all	instructi	ons	suppo	ort	all	the
	Addressi	ng mo	des	give	n	ab	ove.
	Individua	l instru	ction	s ma	ay	sup	port
	different	subsets	of	these	Ado	dres	sing
	modes.						

#### 4.3.4 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

# 4.4 Interfacing Program and Data Memory Spaces

The PIC24HJXXXGPX06A/X08A/X10A architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJXXXGPX06A/X08A/X10A architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

# 4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area. Table 4-35 and Figure 4-6 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.


# TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	m Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xxx xxxx x	xxx xx	xx xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	xxx xxxx	XXXX XX	xx xxxx xxxx	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1	xxx xxxx	XXXX X	***	
Program Space Visibility	User	0	PSVPAG<7	<b>7</b> :0>	Data EA<14:	0>(1)
(Block Remap/Read)		0	xxxx xxxx	c	xxx xxxx xxxx	xxxx

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

# PIC24HJXXXGPX06A/X08A/X10A

# FIGURE 4-6: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



#### 4.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit, word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.


 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.  TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



#### 4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 0x8000 and higher, maps directly into a corresponding program memory address (see Figure 4-8), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

# FIGURE 4-8: PROGRAM SPACE VISIBILITY OPERATION



# 5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP programming capability allows a PIC24HJXXXGPX06A/X08A/X10A device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx, and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time, or single instructions and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


# 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

# FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



# 5.2 RTSP Operation

The PIC24HJXXXGPX06A/X08A/X10A Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 24-12 displays typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

# 5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 24-12).

# EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be  $\pm 5\%$ . If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

### EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$$

The maximum row write time is equal to Equation 5-3.

#### EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

# 5.4 Control Registers

The two SFRs that are used to read and write the program Flash memory are:

- NVMCON
- NVMKEY

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

# PIC24HJXXXGPX06A/X08A/X10A

### REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0 <sup>(1)</sup>	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
_	ERASE	—	—		NVMOF	9<3:0> <b>(2)</b>	
bit 7							bit 0

Legend:		SO = Settable only bit					
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	1 = Initia clear	e Control bit tes a Flash memory progra ed by hardware once opera ram or erase operation is co	tion is complete	peration is self-timed and the bit is			
bit 14	WREN: V 1 = Enab	<ul> <li>WREN: Write Enable bit</li> <li>1 = Enable Flash program/erase operations</li> <li>0 = Inhibit Flash program/erase operations</li> </ul>					
bit 13	1 = An in autor	<ul> <li>WRERR: Write Sequence Error Flag bit</li> <li>1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)</li> <li>0 = The program or erase operation completed normally</li> </ul>					
bit 12-7	Unimpler	Unimplemented: Read as '0'					
bit 6	t 6 ERASE: Erase/Program Enable bit						
			cified by NVMOP<3:0> on the pecified by NVMOP<3:0> on				
bit 5-4	Unimpler	mented: Read as '0'					
bit 3-0	NVMOP<	3:0>: NVM Operation Select	t bits <sup>(2)</sup>				
	1110 = R 1101 = E (I 1100 = E	eserved rase General Segment and ERASE = 1) or no operation rase Secure Segment and F ERASE = 1) or no operation	SS Configuration Register	n (ERASE = 0)			
	•						
	•						
	0010 = N 0001 = N	lemory word program opera lemory page erase operatio	tion (ERASE = 0) or no opera n (ERASE = 1) or no operatio on (ERASE = 0) or no operation onfiguration register byte	n (ERASE = 0)			

# **Note 1:** These bits can only be reset on a POR.

2: All other combinations of NVMOP<3:0> are unimplemented.

#### 5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the page (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - Perform a dummy table write operation (TBLWTL) to any address within the page that needs to be erased.
  - d) Write 0x55 to NVMKEY.
  - e) Write 0xAA to NVMKEY.
  - f) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 0x55 to NVMKEY.
  - c) Write 0xAA to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

# EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA<15:0> pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

Note: A program memory page erase operation is set up by performing a dummy table write (TBLWTL) operation to any address within the page. This methodology is different from the page erase operation on dsPIC30F/33F devices in which the erase page was selected using a dedicated pair of registers (NVMADRU and NVMADR).

#### EXAMPLE 5-2: LOADING THE WRITE BUFFERS

	-		-	
;	Set up NVMCO	N for row programming operations	5	
	MOV	#0x4001, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poi	nter to the first program memory	, loc	ation to be written
;	program memo	ry selected, and writes enabled		
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the	TBLWT instructions to write the	lato	thes
;	0th_program_	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	1st_program_	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program	_word		
	MOV	#LOW_WORD_2, W2	;	
	MOV	#HIGH_BYTE_2, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•			
;	63rd_program	_word		
	MOV	#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch

#### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
MOV MOV MOV BSET	#0x55, W0 W0, NVMKEY #0xAA, W1 W1, NVMKEY NVMCON, #WR	<pre>; for next 5 instructions ; Write the 55 key ; ; Write the AA key ; Start the erase sequence</pre>
NOP NOP		; Insert two NOPs after the ; erase command is asserted

# PIC24HJXXXGPX06A/X08A/X10A

NOTES:

# 6.0 RESET

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

**Note:** Refer to the specific peripheral or CPU section of this data sheet for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



# PIC24HJXXXGPX06A/X08A/X10A

R/W-	0 R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAP	R IOPUWR	—	—	—	—	—	VREGS <sup>(3)</sup>
oit 15							bit
R/W-	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	R SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7				<u> </u>			bit
Legend:							
R = Read		W = Writable I	bit	-	nented bit, read		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15	1 = A Trap Co	o Reset Flag bit onflict Reset has onflict Reset has		d			
bit 14	1 = An illega Address	gal Opcode or al opcode detec Pointer caused I opcode or unir	tion, an illeo a Reset	gal address mo	ode or uninitiali	ized W regist	er used as a
bit 13-9	Unimplemen	ted: Read as 'd	)'				
bit 8	1 = Voltage R	age Regulator S Regulator is activ Regulator goes i	e during Sle	ep mode	еер		
bit 7	1 = A Master	EXTR: External Reset (MCLR) Pin bit 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred					
bit 6	1 <b>= A</b> reset	SWR: Software Reset (Instruction) Flag bit 1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed					
bit 5	<b>SWDTEN:</b> So 1 = WDT is e 0 = WDT is d		Disable of WI	DT bit <sup>(2)</sup>			
bit 4	1 = WDT time	hdog Timer Tim e-out has occuri e-out has not oc	red	t			
bit 3	SLEEP: Wak 1 = Device ha	e-up from Sleep as been in Sleep as not been in S	Flag bit mode				
bit 2	IDLE: Wake-u	up from Idle Fla as in Idle mode as not in Idle mo	g bit				
bit 1	1 = A Brown-	out Reset Flag out Reset has c out Reset has r	ccurred				
bit 0	<b>POR:</b> Power-1 = A Power-	on Reset Flag b on Reset has o on Reset has n	oit ccurred				
Note 1:	All of the Reset sta cause a device Re	-	set or cleare	d in software. S	etting one of the	ese bits in sof	tware does no
2:	If the FWDTEN Co SWDTEN bit settir	ng.		-	-	-	
3:	For PIC24HJ256G	PX06A/X08A/X	10A devices	, this bit is unim	plemented and	reads back p	rogrammed

Flag Bit	Setting Event	Clearing Event	
TRAPR (RCON<15>)	Trap conflict event	POR, BOR	
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR	
EXTR (RCON<7>)	MCLR Reset	POR	
SWR (RCON<6>)	RESET instruction	POR, BOR	
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR	
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR	
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR	
BOR (RCON<1>)	BOR, POR	_	
POR (RCON<0>)	POR	_	

### TABLE 6-1:RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

# 6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0** "Oscillator Configuration" for further details.

# TABLE 6-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK<br/>SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

# 6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. The system Reset signal is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable reset delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the reset signal is released.

# PIC24HJXXXGPX06A/X08A/X10A

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	See Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Тоѕт	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
MCLR	Any Clock	Trst	—	_	3
WDT	Any Clock	Trst	—	_	3
Software	Any clock	Trst	—	_	3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	Trst	—	_	3
Trap Conflict	Any Clock	Trst	—	—	3

### TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

**Note 1:** TPOR = Power-on Reset delay (10 μs nominal).

**2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.

- 3: TRST = Internal state Reset time (20 μs nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5:** TLOCK = PLL lock time (20  $\mu$ s nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

#### 6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the Reset signal is released:

- The oscillator circuit has not begun to oscillate
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used)
- The PLL has not achieved a lock (if PLL is used)

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

#### 6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when the Reset signal is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

#### 6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500  $\mu$ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

# 6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

# 7.0 INTERRUPT CONTROLLER

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Interrupts" (DS70184) of the "dsPIC33F/PIC24H Familv Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJXXXGPX06A/X08A/X10A CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

# 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJXXXGPX06A/X08A/X10A devices implement up to 61 unique interrupts and 5 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

# 7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

# 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJXXXGPX06A/X08A/X10A device clears its registers in response to a Reset which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

# PIC24HJXXXGPX06A/X08A/X10A

GURE 7-1:	PIC24HJXXXGPX06A/X08/	4/X10A INTE	
I		1	
	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector	1	
	DMA Error Trap Vector	1	
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~	-	
	~		
	Interrupt Vector 52	0x00007C	<i>(</i> 1)
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) <sup>(1)</sup>
≥	Interrupt Vector 54	0x000080	
orit		0x000080	
Pri	~	-	
e	~		
Drd		0.000050	
	Interrupt Vector 116	0x0000FC	
nus	Interrupt Vector 117	0x0000FE	
Vat	Reserved	0x000100	
6	Reserved	0x000102	
sin	Reserved		
Decreasing Natural Order Priority	Oscillator Fail Trap Vector		
eci	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~		
	~		Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup>
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~		
	~	1	
	Interrupt Vector 116		1
	Interrupt Vector 117	0x0001FE	
¥	Start of Code	0x000200	

ABLE 7-1	1 1	T VECTORS	ł	1
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Capture 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – Analog-to-Digital Converter 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	CN - Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	ADC2 – Analog-to-Digital Converter 2
30	22	0x000040	0x000140	IC7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32	24	0x000044	0x000144	DMA2 – DMA Channel 2
33	25	0x000046	0x000146	OC3 – Output Compare 3
34	26	0x000048	0x000148	OC4 – Output Compare 4
35	27	0x00004A	0x00014A	T4 – Timer4
36	28	0x00004C	0x00014C	T5 – Timer5
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x00006E	0x00016E	Reserved

TABLE 7-1: INTERRUPT VECTORS

© 2009-2012 Microchip Technology Inc.

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source	
54	46	0x000070	0x000170	DMA4 – DMA Channel 4	
55	47	0x000072	0x000172	T6 – Timer6	
56	48	0x000074	0x000174	T7 – Timer7	
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events	
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events	
59	51	0x00007A	0x00017A	T8 – Timer8	
60	52	0x00007C	0x00017C	T9 – Timer9	
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3	
62	54	0x000080	0x000180	INT4 – External Interrupt 4	
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready	
64	56	0x000084	0x000184	C2 – ECAN2 Event	
65-68	57-60	0x000086-0x00008C	0x000186-0x00018C	Reserved	
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5	
70-72	62-64	0x000090-0x000094	0x000190-0x000194	Reserved	
73	65	0x000096	0x000196	U1E – UART1 Error	
74	66	0x000098	0x000198	U2E – UART2 Error	
75	67	0x00009A	0x00019A	Reserved	
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6	
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7	
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request	
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request	
80-125	72-117	0x0000A4-0x0000FE	0x0001A4-0x0001FE	Reserved	

# TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

# TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

#### 7.3 Interrupt Control and Status Registers

PIC24HJXXXGPX06A/X08A/X10A devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VEC-NUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32.

#### REGISTER 7-1: SR: CPU STATUS REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	_	—	—		DC
bit 15							bit 8

R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(2)</sup>	IPL1 <sup>(2)</sup>	IPL0 <sup>(2)</sup>	RA	Ν	OV	Z	C
bit 7							bit 0

Legend:		
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'
S = Set only bit	W = Writable bit	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2)</sup>

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11)
- 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** For complete register details, see Register 3-1.
  - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - **3:** The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

## REGISTER 7-2: CORCON: CORE CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
			—			—		
bit 15							bit 8	
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0	
_	—	—	—	IPL3 <sup>(2)</sup>	PSV	—	—	
bit 7							bit 0	
Legend:		C = Clear only	y bit					
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set		
0' = Bit is clear	ed	'x = Bit is unk	nown	U = Unimplemented bit, read as '0'				
bit 3 IPL3: CPU Interrupt Priority Level Status bit 3 <sup>(2)</sup> 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less								
Note 1: For	complete regis	ter details, see	Register 3-2.					

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

#### REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	_	—	—	—	—
bit 15 bit							

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:				
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15		: Interrupt Nesting Disable bit	t	
		rupt nesting is disabled		
L:L 4 4 7		rupt nesting is enabled		
bit 14-7	•	emented: Read as '0'		
bit 6		R: Arithmetic Error Status bit		
		n error trap was caused by a n error trap was not caused b		
bit 5		<b>RR:</b> DMA Controller Error Sta		
	1 = DMA	controller error trap has occ	urred	
		A controller error trap has not		
bit 4	MATHE	RR: Arithmetic Error Status bi	it	
	1 = Math	n error trap has occurred		
	0 = Math	n error trap has not occurred		
bit 3	ADDRE	RR: Address Error Trap Statu	is bit	
		ress error trap has occurred		
	0 = Addr	ress error trap has not occurr	ed	
bit 2		R: Stack Error Trap Status bit		
		k error trap has occurred		
		k error trap has not occurred		
bit 1		L: Oscillator Failure Trap Sta		
		llator failure trap has occurre		
		llator failure trap has not occi	urrea	
bit 0	Unimple	emented: Read as '0'		

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0		
ALTIVT	DISI	—	—	—	—	_	—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP		
bit 7							bit (		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkr	nown		
bit 14 bit 13-5	0 = Use stand DISI: DISI In 1 = DISI insti 0 = DISI insti Unimplement	struction Statu ruction is activ ruction is not a	is bit re active						
bit 4	INT4EP: Exte 1 = Interrupt c 0 = Interrupt c	on negative ec	lge	Polarity Select	bit				
bit 3	INT3EP: Exte 1 = Interrupt c 0 = Interrupt c	on negative ec	lge	Polarity Select	bit				
bit 2	INT2EP: Exte 1 = Interrupt c 0 = Interrupt c	on negative ec	lge	Polarity Select	bit				
bit 1	1 = Interrupt c	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge							
bit 0	INTOEP: Exte 1 = Interrupt c 0 = Interrupt c	on negative ec	lge	Polarity Select	bit				

#### REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

#### REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INT0IF				
bit 7							bit C				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown				
							-				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14	DMA1IF: DM	A Channel 1 D	ata Transfer C	omplete Interi	rupt Flag Status	bit					
		request has oc									
1.11.40		request has no									
bit 13		I Conversion C request has oc	-	upt Flag Statu	IS DIT						
		request has oc									
bit 12	U1TXIF: UAF	RT1 Transmitte	r Interrupt Flag	g Status bit							
		1 = Interrupt request has occurred									
		request has no									
bit 11		RT1 Receiver I		Status bit							
		request has oc request has no									
bit 10		Event Interrup		oit							
		request has oc	•								
	0 = Interrupt i	request has no	t occurred								
bit 9		1 Fault Interru	•	bit							
		request has oc request has no									
bit 8	•	Interrupt Flag									
		request has oc									
	0 = Interrupt i	request has no	t occurred								
bit 7		Interrupt Flag									
		request has oc request has no									
bit 6		ut Compare Ch		int Flag Status	s hit						
bit 0	-	request has oc		apt i lug olulu.	5 51						
		request has no									
bit 5	IC2IF: Input C	Capture Chann	el 2 Interrupt F	lag Status bit							
		request has oc request has no									
bit 4		-		Complete Inte	rrupt Flag Statu	ıs bit					
-		request has oc		1.1.1.0							
	0 = Interrupt i	request has no	t occurred								
bit 3		Interrupt Flag									
	•	request has oc									
		request has no	loccurred								

#### REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	<ol> <li>Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF
bit 15		1					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15		RT2 Transmitte	•	g Status bit			
		request has oc request has no					
bit 14		RT2 Receiver li		Statue hit			
		request has oc					
		request has no					
bit 13	INT2IF: Exter	nal Interrupt 2	Flag Status b	it			
		request has oc request has no					
bit 12	T5IF: Timer5	Interrupt Flag	Status bit				
		request has oc request has no					
bit 11	T4IF: Timer4	Interrupt Flag	Status bit				
		request has oc request has no					
bit 10	OC4IF: Outpu	ut Compare Ch	annel 4 Interr	upt Flag Status	s bit		
		request has oc request has no					
bit 9	OC3IF: Outpu	ut Compare Ch	annel 3 Interr	upt Flag Status	s bit		
		request has oc request has no					
bit 8	•	•		Complete Inte	rrupt Flag Statu	ıs bit	
	1 = Interrupt r	request has oc	curred	·			
bit 7	•	request has no Capture Chann		Elan Status hit			
		request has oc	-	nag otatus bit			
		equest has no					
bit 6		Capture Chann		Flag Status bit			
		request has oc request has no					
bit 5	•	•		rupt Flag Statu	s bit		
		request has oc	-	apt i lag oldtu			
		request has no					
bit 4	INT1IF: Exter	nal Interrupt 1	Flag Status b	it			
		equest has oc					
	0 = Interrupt r	request has no	toccurred				

#### REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 3	CNIF: Input Change Notification Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
  - 1 = Interrupt request has occurred
    - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
  - 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred

#### REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IF	DMA4IF		OC8IF	OC7IF	OC6IF	OC5IF	IC6IF			
bit 15			•				bit 8			
	<b>DAA/ C</b>	D 44/ 2	D 44/ 0							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF			
bit 7							bit C			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15		Interrupt Flag								
		request has occorrequest has not								
bit 14		-		Complete Inter	rupt Flag Status	bit				
		request has occ			apt log claide					
	•	equest has no								
bit 13	•	ted: Read as '								
bit 12	•	ut Compare Ch		upt Flag Status	s bit					
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 11		-		upt Flag Status	s bit					
	•	<b>OC7IF:</b> Output Compare Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred								
	0 = Interrupt request has not occurred									
bit 10	•	ut Compare Ch		upt Flag Status	s bit					
		request has occorrequest has not								
bit 9	OC5IF: Outpu	ut Compare Ch	annel 5 Interr	upt Flag Status	s bit					
		request has oc								
		request has not								
bit 8		Capture Channe request has occ	-	-lag Status bit						
		request has not								
bit 7	IC5IF: Input C	Capture Channe	el 5 Interrupt F	-lag Status bit						
		request has oc								
	•	request has not								
bit 6		Capture Channe		-lag Status bit						
		<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>								
bit 5		Capture Channe		-lag Status bit						
		request has oc								
	-	request has not								
bit 4				omplete Interi	rupt Flag Status	DIT				
		request has occ request has not								
bit 3	•	Event Interrup		bit						
	1 = Interrupt r	equest has oc	curred							
	0 = Interrupt r	request has not	toccurred							

## REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

#### REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0		
—	—	DMA5IF	—	—	—	—	C2IF		
bit 15							bit		
R/W-0			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF		
bit 7							bit		
Logondi									
<b>Legend:</b> R = Readable I	nit	W = Writable	hit	II – I Inimplei	mented bit, read	1 26 '0'			
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	าดพท		
							IOWIT		
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13	-			Complete Interr	rupt Flag Status	bit			
		request has oc							
	-	request has no							
bit 12-9	-	ted: Read as '							
bit 8		2 Event Interrup	-	bit					
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>								
bit 7	•	•		errupt Flag Sta	itus bit				
	<b>C2RXIF:</b> ECAN2 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred								
	0 = Interrupt i	request has no	t occurred						
bit 6		mal Interrupt 4	•	it					
		request has oc request has no							
bit 5		nal Interrupt 3		.+					
bit 5			•	it.					
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>								
bit 4	T9IF: Timer9	Interrupt Flag	Status bit						
		1 = Interrupt request has occurred							
	-	request has no							
bit 3		Interrupt Flag							
		request has oc request has no							
bit 2	•			ag Status bit					
		I2C2IF: I2C2 Master Events Interrupt Flag Status bit = Interrupt request has occurred							
	0 = Interrupt I	request has no	t occurred						
bit 1		2 Slave Events		g Status bit					
		request has oc request has no							
		1500551 Hd5 H0							
bit 0	•	•							
bit 0	T7IF: Timer7	Interrupt Flag streepuest has oc	Status bit						

	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_			_		_	_		
bit 15	·		·		·		bit		
<b>DMU</b> O	DAVA	DANA	<b>DM</b> ( 0		<b>D</b> 444 0	DAM 0			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
C2TXIF bit 7	C1TXIF	DMA7IF	DMA6IF	_	U2EIF	U1EIF	bit		
							DIL		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	id as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own		
bit 15-8	-	ted: Read as '							
bit 7		C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit							
	1 = Interrupt request has occurred								
	0 = Interrupt request has not occurred								
bit 6		N1 Transmit D	ata Request I	nterrupt Flag S	Status bit				
bit 6	1 = Interrupt	N1 Transmit D request has oc	ata Request I curred	nterrupt Flag S	Status bit				
	1 = Interrupt   0 = Interrupt	N1 Transmit D request has occ request has not	ata Request I curred t occurred			s bit			
bit 6 bit 5	1 = Interrupt 1 0 = Interrupt 1 <b>DMA7IF:</b> DM	N1 Transmit D request has occ request has no A Channel 7 D	ata Request I curred t occurred ata Transfer C			s bit			
	1 = Interrupt   0 = Interrupt   <b>DMA7IF:</b> DM 1 = Interrupt	N1 Transmit D request has occ request has not	ata Request I curred t occurred ata Transfer C curred			s bit			
	1 = Interrupt i 0 = Interrupt i <b>DMA7IF:</b> DM 1 = Interrupt i 0 = Interrupt i	N1 Transmit D request has occ request has no A Channel 7 D request has occ	ata Request I curred t occurred ata Transfer C curred t occurred	Complete Interr	upt Flag Statu				
bit 5	1 = Interrupt ( 0 = Interrupt ( <b>DMA7IF:</b> DM 1 = Interrupt ( 0 = Interrupt ( <b>DMA6IF:</b> DM	N1 Transmit D request has occ request has not A Channel 7 D request has occ request has not	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C	Complete Interr	upt Flag Statu				
bit 5	1 = Interrupt 1 0 = Interrupt 1 DMA7IF: DM 1 = Interrupt 1 0 = Interrupt 1 DMA6IF: DM 1 = Interrupt 1	N1 Transmit D request has occ request has not A Channel 7 D request has occ request has not A Channel 6 D	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C curred	Complete Interr	upt Flag Statu				
bit 5 bit 4	1 = Interrupt 1 0 = Interrupt 1 DMA7IF: DM 1 = Interrupt 1 0 = Interrupt 1 1 = Interrupt 1 0 = Interrupt 1 0 = Interrupt 1	N1 Transmit D request has occ request has not A Channel 7 D request has occ request has not A Channel 6 D request has occ	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C curred t occurred	Complete Interr	upt Flag Statu				
bit 5	1 = Interrupt ( 0 = Interrupt ( DMA7IF: DM 1 = Interrupt ( 0 = Interrupt ( DMA6IF: DM 1 = Interrupt ( 0 = Interrupt (	N1 Transmit D request has occ request has not A Channel 7 D request has occ request has not A Channel 6 D request has occ request has not	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C curred t occurred t occurred	Complete Interr	upt Flag Statu				
bit 5 bit 4 bit 3	1 = Interrupt ( 0 = Interrupt ( DMA7IF: DM 1 = Interrupt ( 0 = Interrupt ( 0 = Interrupt ( 0 = Interrupt ( 0 = Interrupt ( Unimplemen U2EIF: UART 1 = Interrupt (	N1 Transmit D request has occ request has not A Channel 7 D request has not A Channel 6 D request has not request has occ request has not ted: Read as ' 2 Error Interru request has occ	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C curred t occurred 0' pt Flag Status curred	Complete Interr	upt Flag Statu				
bit 5 bit 4 bit 3 bit 2	1 = Interrupt ( 0 = Interrupt ( DMA7IF: DM 1 = Interrupt ( 0 = Interrupt ( 0 = Interrupt ( 0 = Interrupt ( Unimplement U2EIF: UART 1 = Interrupt ( 0 = Interrupt (	N1 Transmit D request has occ request has not A Channel 7 D request has occ request has not A Channel 6 D request has not ted: Read as ' 2 Error Interru request has occ request has not request has not	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C curred t occurred 0' pt Flag Status curred t occurred	Complete Interr	upt Flag Statu				
bit 5 bit 4 bit 3	1 = Interrupt ( 0 = Interrupt ( DMA7IF: DM 1 = Interrupt ( 0 = Interrupt ( DMA6IF: DM 1 = Interrupt ( 0 = Interrupt ( Unimplement U2EIF: UART 1 = Interrupt ( 0 = Interrupt ( 0 = Interrupt (	N1 Transmit D request has occ request has not A Channel 7 D request has occ request has not A Channel 6 D request has not ted: Read as f 2 Error Interru request has not request has not 1 Error Interru	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C curred t occurred 0' pt Flag Status curred t occurred pt Flag Status	Complete Interr	upt Flag Statu				
bit 5 bit 4 bit 3 bit 2	1 = Interrupt ( 0 = Interrupt ( DMA7IF: DM 1 = Interrupt ( 0 = Interrupt ( DMA6IF: DM 1 = Interrupt ( 0 = Interrupt ( Unimplement U2EIF: UART 1 = Interrupt ( 0 = Interrupt ( 1 = Interrupt (	N1 Transmit D request has occ request has not A Channel 7 D request has not A Channel 6 D request has not ted: Read as f 2 Error Interru request has not request has not 1 Error Interru request has not	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C curred t occurred 0' pt Flag Status curred t occurred pt Flag Status curred	Complete Interr	upt Flag Statu				
bit 5 bit 4 bit 3 bit 2	1 = Interrupt ( 0 = Interrupt ( DMA7IF: DM 1 = Interrupt ( DMA6IF: DM 1 = Interrupt ( 0 = Interrupt ( Unimplemen U2EIF: UART 1 = Interrupt ( 0 = Interrupt ( 1 = Interrupt ( 0 = Interrupt ( 0 = Interrupt ( 0 = Interrupt (	N1 Transmit D request has occ request has not A Channel 7 D request has occ request has not A Channel 6 D request has not ted: Read as f 2 Error Interru request has not request has not 1 Error Interru	ata Request I curred t occurred ata Transfer C curred t occurred ata Transfer C curred t occurred t occurred t occurred t occurred t occurred t occurred t occurred t occurred	Complete Interr	upt Flag Statu				

#### REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

REGISTER 7-10: IE	EC0: INTERRUPT ENABLE CONTROL REGISTER 0
-------------------	--

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE			
bit 7							bit 0			
Legend: R = Readable	, hit	W = Writable	hit	II – Unimplor	monted hit read	d oo 'O'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle	mented bit, read	x = Bit is unkn	0000			
	FUR				aleu		OWIT			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14	-			Complete Interr	upt Enable bit					
		equest enable								
	0 = Interrupt r	request not ena	abled							
bit 13			-	rupt Enable bit						
		request enable request not ena								
bit 12	-	-		able bit						
		<b>U1TXIE:</b> UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled								
	0 = Interrupt request not enabled									
bit 11	U1RXIE: UAF	U1RXIE: UART1 Receiver Interrupt Enable bit								
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
bit 10	-	-								
		Event Interrup request enable								
		request not enable								
bit 9	SPI1EIE: SPI	1 Error Interru	pt Enable bit							
		request enable								
		request not ena								
bit 8		Interrupt Enab								
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
bit 7	-	Interrupt Enab								
		equest enable								
	•	request not ena								
bit 6	-	-		upt Enable bit						
		request enable request not ena								
bit 5	-	Capture Chann		Enable bit						
	•	request enable	•							
		request not ena								
bit 4	DMAOIE: DM	A Channel 0 D	ata Transfer (	Complete Interr	upt Enable bit					
		request enable								
hit 3	-	equest not ena								
bit 3		Interrupt Enab request enable								
	$\equiv 100 \Delta m m$									

© 2009-2012 Microchip Technology Inc.

## REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	<b>OC1IE:</b> Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	<b>IC1IE:</b> Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

#### REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE		
bit 15							bit 8		
D/// 0	DAMO	DAVO	DAVA	DAVO		DAMO	DAMO		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
IC8IE	IC7IE	AD2IE	INT1IE	CNIE		MI2C1IE	SI2C1IE		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown		
bit 15	U2TXIE: UAR	T2 Transmitte	r Interrupt Ena	able bit					
	•	equest enable							
	•	equest not ena							
bit 14		RT2 Receiver I	•	le bit					
		equest enable equest not ena							
bit 13	•	nal Interrupt 2							
		equest enable							
	0 = Interrupt request not enabled								
bit 12		Interrupt Enab							
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>								
bit 11	•	Interrupt Enab							
		request enable							
		equest not ena							
bit 10	OC4IE: Outpu	ut Compare Ch	annel 4 Interr	upt Enable bit					
		equest enable equest not ena							
bit 9	•	•		upt Enable bit					
	<b>OC3IE:</b> Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request enabled								
	•	equest not ena							
bit 8	DMA2IE: DM	A Channel 2 D	ata Transfer (	Complete Interr	upt Enable bit				
		equest enable equest not ena							
bit 7	•	Capture Chann		Enable bit					
		equest enable	-						
		equest not ena							
bit 6	IC7IE: Input C	Capture Chann	el 7 Interrupt I	Enable bit					
		equest enable equest not ena							
bit 5				rupt Enable bit					
		equest enable	•	•					
	0 = Interrupt r	equest not ena	abled						
bit 4		nal Interrupt 1							
	1 = Interrupt r	oquest enable	Ч						

#### REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	<b>CNIE:</b> Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 2	Unimplemented: Read as '0'
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	<ol> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ol>
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled

#### REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE			
bit 15					•		bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE			
bit 7				0			bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15	T6IE: Timer6	Interrupt Enabl	e bit							
		request enable								
	0 = Interrupt r	equest not ena	bled							
bit 14		A Channel 4 D		Complete Interi	rupt Enable bit					
		equest enable equest not ena								
bit 13	•	ted: Read as '								
bit 12	•	ut Compare Ch		unt Enable bit						
511 12	•	request enable								
	0 = Interrupt request not enabled									
bit 11	OC7IE: Outpu	C7IE: Output Compare Channel 7 Interrupt Enable bit								
		equest enable equest not ena								
bit 10	OC6IE: Outpu	ut Compare Ch	annel 6 Interr	upt Enable bit						
		equest enable equest not ena								
bit 9	OC5IE: Outpu	ut Compare Ch	annel 5 Interr	upt Enable bit						
		equest enable equest not ena								
bit 8		Capture Channe		Enable bit						
		equest enable equest not ena								
bit 7		-		Enable bit						
	-	IC5IE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled								
	•	request not ena								
bit 6	-	Capture Channe		Enable bit						
		equest enable equest not ena								
bit 5	•	Capture Channe		-nable bit						
	-	equest enable	-							
	0 = Interrupt r	equest not ena	bled							
bit 4	DMA3IE: DM	A Channel 3 D	ata Transfer C	Complete Interi	rupt Enable bit					
		equest enable equest not ena								
bit 3	-	Event Interrup								
bit J		equest enable								
		equest not ena								

© 2009-2012 Microchip Technology Inc.

## REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	<b>C1RXIE:</b> ECAN1 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	<b>SPI2IE:</b> SPI2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	<b>SPI2EIE:</b> SPI2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

#### REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
—	—	DMA5IE	—	—	—		C2IE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE
bit 7							bit
Legend:							
R = Readable I		W = Writable		-	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	-	ted: Read as '					
bit 13		A Channel 5 D		Complete Interi	rupt Enable bit		
		request enable request not ena					
bit 12-9	-	ited: Read as '					
bit 8	•	2 Event Interrup					
		request enable					
		request not ena					
bit 7	C2RXIE: ECA	AN2 Receive D	ata Ready Int	errupt Enable I	bit		
		request enable					
	-	request not ena					
bit 6		rnal Interrupt 4					
		request enable request not ena					
bit 5		rnal Interrupt 3					
		request enable					
		request not ena					
bit 4	T9IE: Timer9	Interrupt Enab	le bit				
		request enable					
	-	request not ena					
bit 3		Interrupt Enab					
		request enable request not ena					
bit 2		2 Master Even		hable bit			
		request enable	•				
		request not ena					
bit 1	SI2C2IE: I2C	2 Slave Events	Interrupt Ena	able bit			
	1 = Interrunt i	request enable	d				
	0 = Interrupt	request not ena					
bit 0	0 = Interrupt i <b>T7IE:</b> Timer7		le bit				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	—	—	_
bit 15							bit
		R/W-0	DAMO			R/W-0	
R/W-0 C2TXIE	R/W-0 C1TXIE	DMA7IE	R/W-0 DMA6IE	U-0	R/W-0 U2EIE	U1EIE	U-0
bit 7	OTIXIE	DIVIANE	DIVIAUL		UZLIL	UTLIL	bit
Logondy							
Legend: R = Readable	o hit	W = Writable	hit	II – Unimplor	mented bit, read	d ac 'O'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	0.W/D
	TOR				arcu		00011
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7	C2TXIE: ECA	N2 Transmit D	ata Request I	Interrupt Enabl	e bit		
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 6	C1TXIE: ECA	N1 Transmit D	ata Request I	Interrupt Enabl	e bit		
		request enable					
	•	request not ena					
bit 5		A Channel 7 D		Complete Enab	le Status bit		
		request enable					
L:1 4		request not ena					
bit 4		IA Channel 6 D request enable		Jompiele Enab	ne Status bit		
		request enable					
bit 3	-	ited: Read as '					
bit 2	-	T2 Error Interru					
		request enable	•				
	•	request not ena					
bit 1	U1EIE: UAR	Г1 Error Interru	pt Enable bit				
		request enable	•				
		request not ena					
bit 0	Unimplemen	ted: Read as '	0'				

#### REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

#### REGISTER 7-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T1IP<2:0>		—		OC1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>		—		INT0IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	e hit	W = Writable	hit	II = I Inimpler	mented bit, rea	ad as 'N'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
							00011
bit 15	Unimpleme	ented: Read as '	)'				
bit 14-12	-	Timer1 Interrupt					
		upt is priority 7 (I	-	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 <b>= Interr</b>	upt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	)'				
bit 10-8		Output Compa		-	ity bits		
	111 = Interr	upt is priority 7 (I	nighest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1	ablad				
bit 7		upt source is dis ented: Read as 'o					
bit 6-4	-	: Input Capture C		orrupt Priority b	ite		
Dit 0-4		upt is priority 7 (I			115		
	•		ingricot prioriti	ly interrupt)			
	•						
	• 001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 3		nted: Read as '					
bit 2-0	=	>: External Interr		bits			
	111 = Interr	upt is priority 7 (I	nighest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T2IP<2:0>		—		OC2IP<2:0>	
bit 15							bit 8
		DAMO	DAMO			DAALO	DAMO
U-0	R/W-1	R/W-0 IC2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 DMA0IP<2:0>	R/W-0
 bit 7		10217~2.02		—		DIVIAUIF \2.0>	bit (
							Dit t
Legend:							
R = Readabl	e bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0	)'				
bit 14-12	-	Timer2 Interrupt					
		upt is priority 7 (h	-	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0	)'				
bit 10-8		Output Compa		-	rity bits		
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
L:1 7		upt source is disa					
bit 7	-	nted: Read as '0			: <b>1</b> _		
bit 6-4		Input Capture C upt is priority 7 (h			NIS		
	•		lightest phon	ty interrupt)			
	•						
	• 001 - Intorr	upt is priority 1					
		upt is phoney if	abled				
bit 3		nted: Read as '0					
bit 2-0	-	0>: DMA Channe		nsfer Complete	e Interrupt Pric	rity bits	
		upt is priority 7 (ł					
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is disa					

#### REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		U1RXIP<2:0>		—		SPI1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
0-0	R/W-I	SPI1EIP<2:0>	R/W-0	0-0	R/W-1	T3IP<2:0>	R/W-U
bit 7		0111211 \2.02				1011 -2.02	bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12	-	:0>: UART1 Rece		Prioritv bits			
		rupt is priority 7 (	-	-			
	•						
	•						
	001 = Inter	rupt is priority 1					
	000 <b>= Inter</b>	rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8		>: SPI1 Event In	-	-			
	111 = Inter	rupt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 7		ented: Read as '					
bit 6-4	-	:0>: SPI1 Error Ir		ty bits			
		rupt is priority 7 (	-	-			
	•						
	•						
		rupt is priority 1					
		rupt source is dis					
bit 3	-	ented: Read as '					
bit 2-0		Timer3 Interrupt	-				
	111 = Inter	rupt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
	uuu – mien	rupt source is dis	auleu				

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	—	_	—		DMA1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD1IP<2:0>		_		U1TXIP<2:0>	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
	• • 001 = Interrup 000 = Interrup	ot source is disa	abled	<b>,</b> ,			
bit 7	-	ted: Read as '(			11 L 11 .		
bit 6-4	111 = Interrup • • • 001 = Interrup	ADC1 Convers ot is priority 7 (h ot is priority 1 ot source is disa	nighest priori	•	nty dits		
bit 3	Unimplemen	ted: Read as 'd	)'				
bit 2-0		: UART1 Trans ot is priority 7 (h					
	001 = Interrup 000 = Interrup	ot is priority 1 ot source is disa	abled				

### REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

#### REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		CNIP<2:0>		—	_	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		MI2C1IP<2:0>	1000 0			SI2C1IP<2:0>	1010 0
bit 7		11120111 2.0				0.20111 2.0	bit C
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	-	ented: Read as '					
bit 14-12	CNIP<2:0>:	Change Notifica	tion Interrup	t Priority bits			
	111 = Interr	upt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 11-7	Unimpleme	ented: Read as '	כי				
bit 6-4	MI2C1IP<2:	0>: I2C1 Master	Events Inter	rupt Priority bits	3		
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	• • 001 = Interr	upt is priority 1					
		upt is priority 1 upt source is dis	abled				
bit 3	000 = Interr						
bit 3 bit 2-0	000 = Interr Unimpleme	upt source is dis ented: Read as '	כ'	pt Priority bits			
	000 = Interr Unimpleme SI2C1IP<2:	upt source is dis	o' Events Interru				
	000 = Interr Unimpleme SI2C1IP<2:	upt source is dis nted: Read as ' 0>: I2C1 Slave E	o' Events Interru				
	000 = Interr Unimpleme SI2C1IP<2:	upt source is dis nted: Read as ' 0>: I2C1 Slave E	o' Events Interru				
	000 = Interr Unimpleme SI2C1IP<2: 111 = Interr	upt source is dis nted: Read as ' 0>: I2C1 Slave E	o' Events Interru				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC8IP<2:0>		—		IC7IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD2IP<2:0>		—		INT1IP<2:0>	
bit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '(	)'				
bit 14-12	IC8IP<2:0>:	Input Capture C	hannel 8 Inte	errupt Priority b	its		
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 11		ented: Read as '(					
bit 10-8		Input Capture C		errunt Priority h	its		
		upt is priority 7 (h					
	•		0	<b>,</b> , , , , , , , , , , , , , , , , , ,			
	•						
		upt is priority 1 upt source is disa	abled				
bit 7		nted: Read as '0					
bit 6-4	AD2IP<2:0>	-: ADC2 Convers	ion Complet	e Interrupt Prio	rity bits		
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
L:1 0		upt source is disa					
bit 3 bit 2-0	-	ented: Read as '(		hita			
DIL Z-U		External Interr upt is priority 7 (l					
	•		lightest phon	ty interrupt)			
	•						
	• 001 = Intern	upt is priority 1					

### REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

#### REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T4IP<2:0>		<u> </u>		OC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC3IP<2:0>	1011 0	_		DMA2IP<2:0>	1011 0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '	n'				
bit 14-12	-	Timer4 Interrupt					
		upt is priority 7 (I	-	y interrupt)			
	•						
	•						
	• 001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8	OC4IP<2:0>	Output Comparison	are Channel 4	Interrupt Prior	ity bits		
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	OC3IP<2:0>	Output Compare	are Channel 3	Interrupt Prior	ity bits		
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 3		nted: Read as '					
bit 2-0		0>: DMA Channe		nsfer Complete	e Interrupt Pric	ority bits	
		upt is priority 7 (I		-		5	
	•						
	•						
	001 <b>– Interr</b>						
		upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		U2TXIP<2:0>		—		U2RXIP<2:0>				
bit 15	·				•		bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	K/VV-1	INT2IP<2:0>	R/W-U		FX/ VV- I	T5IP<2:0>	F(/ VV-U			
bit 7							bit			
Logondi										
<b>Legend:</b> R = Readab	le bit	W = Writable	hit	U = Unimplei	mented bit, rea	ad as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown			
bit 15	-	ented: Read as '		unt Driarity hita						
bit 14-12		D>: UART2 Trans upt is priority 7 (I)								
	•									
	•									
		upt is priority 1								
L:1 4 4		upt source is dis								
bit 11 bit 10-8	-	ented: Read as '		t Priority bite						
DIL TU-O	<b>U2RXIP&lt;2:0&gt;:</b> UART2 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•		5	-,1 -,						
	•									
		upt is priority 1								
L:1 7		upt source is dis								
bit 7 bit 6-4	-	ented: Read as 'd		hito						
DIL 0-4		upt is priority 7 (I	•							
	•		5	-,1 -,						
	•									
	001 = Interr	upt is priority 1								
		upt source is dis								
bit 3	-	ented: Read as 'o								
bit 2-0		Timer5 Interrupt upt is priority 7 (I	-	ty interrupt)						
	•		lightest phon	ty interrupt)						
	•									
	• 001 = Interr	unt in priority 1								

### REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

#### REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C1IP<2:0>		—		C1RXIP<2:0>	
bit 15							bit 8
		R/W-0	R/W-0	U-0		R/W-0	
U-0	R/W-1	SPI2IP<2:0>	R/W-U	0-0	R/W-1	SPI2EIP<2:0>	R/W-0
 bit 7		51 1211 ~2.02		_		51 12L11 ~2.02	bit
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	Unimpleme	ented: Read as '	)'				
bit 14-12	-	ECAN1 Event In		ty bits			
		rupt is priority 7 (ł	=	-			
	•						
	•						
	001 = Intern	rupt is priority 1					
		rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as 'o	)'				
bit 10-8		0>: ECAN1 Rece			iority bits		
	111 = Interr	rupt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o	)'				
bit 6-4	SPI2IP<2:0	>: SPI2 Event Inf	errupt Priorit	y bits			
	111 = Interr	rupt is priority 7 (I	nighest priorif	y interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	abled				
bit 3	Unimpleme	ented: Read as 'o	)'				
bit 2-0	SPI2EIP<2:	:0>: SPI2 Error In	terrupt Priori	ty bits			
	111 = Interr	rupt is priority 7 (ł	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		IC5IP<2:0>		—		IC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	N/W-1	IC3IP<2:0>	FX/VV-0		N/W-1	DMA3IP<2:0>	N/ VV-U
bit 7							bit 0
Legend:	- h:4		.:4		no o na o la la la la co		
R = Readable -n = Value at		W = Writable k '1' = Bit is set	JIL	0 = Onimple 0' = Bit is cle	mented bit, rea	x = Bit is unkn	own
	TOR				arcu		lowin
bit 15	Unimpleme	nted: Read as '0	)'				
bit 14-12	IC5IP<2:0>:	Input Capture C	hannel 5 Inte	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 11		nted: Read as '0					
bit 10-8		Input Capture C		errupt Priority b	oits		
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1	a la d				
bit 7		upt source is disa <b>nted:</b> Read as '0					
bit 6-4	-	Input Capture C		errunt Priority h	nite		
		upt is priority 7 (h					
	•		5 1	5 17			
	•						
	001 = Interr	upt is priority 1					
		upt source is disa					
bit 3	-	nted: Read as '0				10 L 10 L	
bit 2-0		<b>0&gt;:</b> DMA Channe upt is priority 7 (h		-	e Interrupt Pric	ority bits	
	•		lighest phon	iy interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					

#### REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

#### REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

		3	U-0 U-0 U = Unimpler '0' = Bit is cle	R/W-1	OC6IP<2:0> R/W-0 IC6IP<2:0> d as '0' x = Bit is unkno	bit 8 R/W-0 bit 0						
U-0 F bit 7 Legend: R = Readable bit -n = Value at POR bit 15 Unit bit 14-12 OC7 111 001 001 000 bit 11 Unit bit 10-8 OC6	OC5IP<2:0> W = Writable b '1' = Bit is set mplemented: Read as '0' 7IP<2:0>: Output Compar	jit	U = Unimpler	mented bit, rea	IC6IP<2:0>	R/W-0 bit C						
	OC5IP<2:0> W = Writable b '1' = Bit is set mplemented: Read as '0' 7IP<2:0>: Output Compar	jit	U = Unimpler	mented bit, rea	IC6IP<2:0>	bit (						
	OC5IP<2:0> W = Writable b '1' = Bit is set mplemented: Read as '0' 7IP<2:0>: Output Compar	jit	U = Unimpler	mented bit, rea	IC6IP<2:0>	bit (						
Legend: R = Readable bit -n = Value at POR bit 15 Unit bit 14-12 OCT 111 • • • 001 000 bit 11 Unit bit 10-8 OCC	W = Writable b '1' = Bit is set <b>mplemented:</b> Read as '0' <b>7IP&lt;2:0&gt;:</b> Output Compar	3	-		id as '0'							
Legend: R = Readable bit -n = Value at POR bit 15 Unit bit 14-12 OCT 111	<ul><li>'1' = Bit is set</li><li>mplemented: Read as '0'</li><li>7IP&lt;2:0&gt;: Output Compare</li></ul>	3	-									
R = Readable bit         -n = Value at POR         bit 15       Unit         bit 14-12       OCT         111         •      <	<ul><li>'1' = Bit is set</li><li>mplemented: Read as '0'</li><li>7IP&lt;2:0&gt;: Output Compare</li></ul>	3	-			own						
R = Readable bit         -n = Value at POR         bit 15       Unit         bit 14-12       OCT         111         •      <	<ul><li>'1' = Bit is set</li><li>mplemented: Read as '0'</li><li>7IP&lt;2:0&gt;: Output Compare</li></ul>	3	-			own						
-n = Value at POR bit 15 Unit bit 14-12 OCT 111 • • • 001 000 bit 11 Unit bit 10-8 OCC	<ul><li>'1' = Bit is set</li><li>mplemented: Read as '0'</li><li>7IP&lt;2:0&gt;: Output Compare</li></ul>	3	-			own						
bit 15 Unit bit 14-12 OC7 111 • • • 001 000 bit 11 Unit bit 10-8 OC6	<b>mplemented:</b> Read as '0' 7IP<2:0>: Output Compar		'0' = Bit is cle	ared	x = Bit is unkno	own						
bit 14-12 OCT 111 • • • 001 000 bit 11 Unit bit 10-8 OCC	7IP<2:0>: Output Compar											
bit 14-12 OCT	7IP<2:0>: Output Compar											
111 • • 001 000 bit 11 Unit bit 10-8 OC		c onamici i	OnImplemented: Read as 0 OC7IP<2:0>: Output Compare Channel 7 Interrupt Priority bits									
• • 001 000 bit 11 Uni bit 10-8 OC		111 = Interrupt is priority 7 (highest priority interrupt)										
000 bit 11 Unit bit 10-8 OC		•										
000 bit 11 Unit bit 10-8 OC												
000 bit 11 Unit bit 10-8 OC	• 001 = Interrupt is priority 1											
bit 11 Uni bit 10-8 OC	= Interrupt source is disa	bled										
bit 10-8 OC	mplemented: Read as '0'	,										
111	OC6IP<2:0>: Output Compare Channel 6 Interrupt Priority bits											
	= Interrupt is priority 7 (hi	ighest priorit	y interrupt)									
•												
•												
001	= Interrupt is priority 1											
	= Interrupt source is disa	bled										
bit 7 Uni	mplemented: Read as '0'	,										
bit 6-4 OC	5IP<2:0>: Output Compar	re Channel 5	Interrupt Prior	ity bits								
111	= Interrupt is priority 7 (hi	ighest priorit	y interrupt)									
•												
•												
	= Interrupt is priority 1	h l a d										
	= Interrupt source is disa											
	mplemented: Read as '0'			:4-								
	IP<2:0>: Input Capture Ch			Its								
•	= Interrupt is priority 7 (hi	ignest priorit	y mienupi)									
•												
•	.,											
	<ul> <li>= Interrupt is priority 1</li> <li>= Interrupt source is disa</li> </ul>	blod										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>		_		DMA4IP<2:0>	
bit 15					•		bit
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
				0-0	FV/V/-1	OC8IP<2:0>	F\/ VV-U
bit 7						2.0	bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkr	iown
	• • 001 = Interruj 000 = Interruj	pt is priority 1 pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '(	)'				
bit 10-8	111 = Interrup • • 001 = Interrup	>: DMA Channe pt is priority 7 (I pt is priority 1 pt source is disc	nighest priorit	-	e Interrupt Prior	ity bits	
bit 7-3	Unimplemen	ted: Read as 'o	)'				
bit 2-0		Output Compa pt is priority 7 (I		-	ity bits		
	001 = Interruj 000 = Interruj	pt is priority 1 pt source is dis	abled				

#### REGISTER 7-26: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

#### REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T8IP<2:0>		_		MI2C2IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	10,00-1	SI2C2IP<2:0>	10.00-0			T7IP<2:0>	1000-0				
bit 7		0120211 12:04				1711 -2.0-	bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	Unimpleme	ented: Read as '	0'								
bit 14-12	T8IP<2:0>: Timer8 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interi	rupt source is dis	abled								
bit 11	Unimpleme	ented: Read as '	0'								
bit 10-8	MI2C2IP<2:0>: I2C2 Master Events Interrupt Priority bits										
	111 = Interi	rupt is priority 7 (	highest priori	y interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is dis	abled								
bit 7		ented: Read as '									
bit 6-4	-	: <b>0&gt;:</b> I2C2 Slave E		pt Priority bits							
		rupt is priority 7 (I		• •							
	•										
	•										
	001 = Interi	rupt is priority 1									
	000 <b>= Inter</b> i	rupt source is dis	abled								
bit 3	Unimpleme	ented: Read as '	0'								
bit 2-0		Timer7 Interrupt	-								
	111 = Interi	rupt is priority 7 (I	highest priorit	y interrupt)							
	•										
	•										
		rupt is priority 1	a la la al								
	000 = Interi	rupt source is dis	abled								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		C2RXIP<2:0>				INT4IP<2:0>						
bit 15					•		bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	N/W-1	INT3IP<2:0>	N/W-U	0-0	N/VV-1	T9IP<2:0>	N/W-0					
bit 7		1111011 \$2.02				1011 -2.02	bit					
							Dit					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'								
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
6:4 <b>6</b>		anta da Danadara (r	- <sup>1</sup>									
bit 15	-	ented: Read as '		a du la ta mund D								
bit 14-12		C2RXIP<2:0>: ECAN2 Receive Data Ready Interrupt Priority bits										
	111 = Inter •	111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
		-										
	Unimplemented: Read as '0'											
bit 10-8	INT4IP<2:0>: External Interrupt 4 Priority bits											
	111 = Inter	rupt is priority 7 (I	highest priori	ty interrupt)								
	•											
	•											
	001 = Interrupt is priority 1											
	000 = Inter	rupt source is dis	abled									
bit 7	Unimplem	ented: Read as '	) <b>'</b>									
bit 11 bit 10-8 bit 7 bit 6-4	INT3IP<2:0	>: External Interr	upt 3 Priority	/ bits								
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>											
	•											
	• 001 = Interrupt is priority 1											
		rupt source is dis	abled									
bit 3	Unimplem	ented: Read as '	כי									
bit 2-0	T9IP<2:0>:	Timer9 Interrupt	Priority bits									
	111 = Inter	rupt is priority 7 (I	highest priori	ty interrupt)								
	•											
	•											
	•											
	0.01 = Inter	rupt is priority 1										

### REGISTER 7-28: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

#### REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	- -						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—		C2IP<2:0>	
bit 7							bit 0
Logond							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- C2IP<2:0>: ECAN2 Event Interrupt Priority bits
  - 111 = Interrupt is priority 7 (highest priority interrupt)
  - •

bit 2-0

- •
- 001 = Interrupt is priority 1
- 000 = Interrupt source is disabled

#### REGISTER 7-30: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	_	_	_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		DMA5IP<2:0>		—	—		
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
			_				
bit 15-7	Unimpleme	nted: Read as '	0'				
bit 6-4	DMA5IP<2:0	0>: DMA Chann	el 5 Data Tra	nsfer Complete	e Interrupt Priori	ty bits	
	111 = Interru	upt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						

001 = Interrupt is priority 1000 = Interrupt source is disabledbit 3-0Unimplemented: Read as '0'

	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	_	_	_		U2EIP<2:0>	
bit 15	<b>I</b>						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		U1EIP<2:0>		—	—	—	
bit 7							bit (
Legend:							
-					nented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	111 = Interru •	ıpt is priority 7 (I	nighest priori	ty interrupt)			
		ipt is priority 1 ipt source is dis	abled				
bit 7	000 <b>= Interru</b>						
bit 7 bit 6-4	000 = Interru Unimplemen U1EIP<2:0> 111 = Interru	ipt source is dis	<sub>)</sub> , nterrupt Prior nighest priori				

#### REGISTER 7-31: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

#### REGISTER 7-32: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—		C2TXIP<2:0>		—		C1TXIP<2:0>						
bit 15							bit 8					
11.0		R/W-0	R/W-0	U-0		DAVO	R/W-0					
U-0	R/W-1	DMA7IP<2:0>	R/W-U	0-0	R/W-1	R/W-0 DMA6IP<2:0>	R/W-U					
bit 7		Billion Allo				2.0	bit					
Legend:												
R = Readable		W = Writable		-	mented bit, re							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	nted: Read as '	כי									
bit 14-12	C2TXIP<2:0	C2TXIP<2:0>: ECAN2 Transmit Data Request Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	001 = Intern	001 = Interrupt is priority 1										
	000 = Interrupt source is disabled											
bit 11	Unimpleme	nted: Read as 'd	כ'									
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	001 = Interru	upt is priority 1										
		upt source is dis	abled									
bit 7	Unimpleme	nted: Read as 'o	כי									
bit 6-4	DMA7IP<2:0	0>: DMA Channe	el 7 Data Trar	nsfer Complete	e Interrupt Pric	ority bits						
	<b>DMA7IP&lt;2:0&gt;:</b> DMA Channel 7 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	• 001 = Interrupt is priority 1											
		upt source is dis	abled									
bit 3	Unimpleme	nted: Read as 'd	כי									
bit 2-0	DMA6IP<2:0	0>: DMA Channe	el 6 Data Trar	nsfer Complete	e Interrupt Pric	ority bits						
	111 = Interru	upt is priority 7 (ł	nighest priorit	y interrupt)								
	•											
	•											
	•											
	001 = Interr	upt is priority 1										

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
_	_	—	_		ILF	<3:0>	
oit 15							bit
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
				VECNUM<6:0	>		
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown		
bit 11-8	1111 = CPU I • •	w CPU Interru Interrupt Priorit	y Level is 15				
	0000 <b>= CPU I</b>	nterrupt Priorit	y Level is 0				
bit 7	•	ted: Read as '					
bit 6-0	1111111 = In • •	terrupt Vector terrupt Vector	pending is nu pending is nu	mber 9			

#### 7.4 Interrupt Setup Procedures

#### 7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are										
	initialized, such that all user interrupt										
	sources are assigned to priority level 4.										

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

## 7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value 0x0E with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

## 8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and, therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The PIC24HJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

#### TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral
- Indirect Addressing of DMA RAM locations with or without automatic post-increment
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral
- One-Shot Block Transfers Terminating DMA transfer after one block transfer
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately
- Automatic or manual initiation of block transfers
- Each channel can select from 19 possible sources of data sources or destinations

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

#### FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS Peripheral Indirect Address **DMA Controller** DMA 1 Ready DMA Control DMA I DMA RAM SRAM Peripheral 3 Channels I 1 PORT 1 PORT 2 Т CPU DMA 1 SRAM X-Bus DMA DS Bus CPU Peripheral DS Bus CPU DMA CPU DMA Non-DMA DMA DMA CPU Ready Ready Ready Peripheral Peripheral 2 Peripheral 1 Note: CPU and DMA address buses are not shown for clarity.

## 8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1 are common to all DMAC channels.

<b>REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER</b>
--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0				
CHEN	SIZE	DIR	HALF	NULLW	—	_	—				
bit 15							bit				
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
		-	E<1:0>			MODE					
bit 7							bit				
Legend:											
R = Readable		W = Writable		U = Unimplem		d as '0'					
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15	CHEN: Chan	nel Enable bit									
	1 = Channel	enabled									
	0 = Channel	disabled									
bit 14	SIZE: Data T	ransfer Size bi	t								
	1 = Byte 0 = Word										
bit 13	DIR: Transfer Direction bit (source/destination bus select)										
				to peripheral ado o DMA RAM ado							
bit 12	HALF: Early Block Transfer Complete Interrupt Select bit										
			•	ipt when half of t ipt when all of th							
bit 11	NULLW: Null	Data Peripher	al Write Mode	Select bit							
		write to periph			write (DIR bit	must also be cle	ear)				
bit 10-6	Unimplemen	ted: Read as '	0'								
bit 5-4	AMODE<1:0	>: DMA Chann	el Operating I	Mode Select bits	5						
	AMODE<1:0>: DMA Channel Operating Mode Select bits 11 = Reserved										
	10 = Peripheral Indirect Addressing mode										
		r Indirect witho r Indirect with F									
bit 3-2	Unimplemen	ted: Read as '	0'								
bit 1-0	MODE<1:0>:	: DMA Channe	Operating M	ode Select bits							
		MODE<1:0>: DMA Channel Operating Mode Select bits 11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)									
	11 – One-Shot, Fing-Pong modes enabled (one block transier from/to each DMA RAM burler) 10 = Continuous, Ping-Pong modes enabled										
		ous, Ping-Pong ot, Ping-Pong									

#### REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0						
FORCE <sup>(1)</sup>	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	IRQSEL6 <sup>(2)</sup>	IRQSEL5 <sup>(2)</sup>	IRQSEL4 <sup>(2)</sup>	IRQSEL3(2)	IRQSEL2 <sup>(2)</sup>	IRQSEL1 <sup>(2)</sup>	IRQSEL0(2)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **FORCE:** Force DMA Transfer bit<sup>(1)</sup>

1 = Force a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

- bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits<sup>(2)</sup> 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

#### REGISTER 8-3: DMAXSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	\<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

#### REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimpler	mented bit, rea	ad as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

## **REGISTER 8-5:** DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PAD	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PAD	)<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		

bit 15-0 PAD<15:0>: Peripheral Address Register bits

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

## REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CNT<	9:8> <b>(2)</b>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

CNT<7:0>(2)

bit 7				bit 0
Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits<sup>(2)</sup>

- **Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
  - **2:** Number of DMA transfers = CNT<9:0> + 1.

## REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

REGISTER	8-7: DMAC	S0: DMA CO	NTROLLER	STATUS RE	EGISTER 0		
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 15	÷	•					bit
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOLO
bit 7	XWOOLO	XWOOLS	XWOOL4	XWOOLS	XWOOLZ	XWOOLI	bit
		O Olaan and					
Legend:		C = Clear only					
R = Readable		W = Writable		•	nented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	PWCOL7: Cr	nannel 7 Periph	eral Write Co	llision Flag bit			
	1 = Write coll	ision detected					
	0 = No write o	collision detected	ed				
bit 14	PWCOL6: Ch	nannel 6 Periph	eral Write Co	llision Flag bit			
		ision detected					
		collision detecte					
bit 13		nannel 5 Periph	eral Write Co	llision Flag bit			
		ision detected collision detecte	ad				
L:4 4 0				Waise Else bit			
bit 12		nannel 4 Periph	ierai write Co	illsion Flag bit			
		ision detected	he				
bit 11		nannel 3 Periph		Ilision Flag bit			
SIC II		ision detected		noion nag bit			
		collision detected	ed				
bit 10	PWCOL2: Ch	nannel 2 Periph	eral Write Co	llision Flag bit			
		ision detected		· ·			
	0 = No write o	collision detected	ed				
bit 9	PWCOL1: Ch	nannel 1 Periph	eral Write Co	llision Flag bit			
		ision detected					
		collision detecte					
bit 8		nannel 0 Periph	eral Write Co	llision Flag bit			
		ision detected collision detecte	ad				
hit 7				Iliaian Elag hit			
bit 7		nannel 7 DMA I ision detected		niision Flag bit			
		collision detected	ed				
bit 6		nannel 6 DMA I		Ilision Flag bit			
		ision detected		inclose r lag bit			
		collision detected	ed				
bit 5	XWCOL5: Ch	nannel 5 DMA I	RAM Write Co	llision Flag bit			
		ision detected		-			
	0 = No write o	collision detected	ed				
bit 4	XWCOL4: Ch	nannel 4 DMA I	RAM Write Co	llision Flag bit			

1 = Write collision detected

0 = No write collision detected

## REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	<b>XWCOL3:</b> Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	<b>XWCOL2:</b> Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	<b>XWCOL1:</b> Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	<b>XWCOL0:</b> Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

#### REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
_	_	_	—		LSTC	+<3:0>	
bit 15							bit 8
	<b>D</b> 0				<b>D</b> 0		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active b	oits			
			s occurred sin	ce system Res	et		
	1110-1000 =	Reserved		annol 7			
		ata transfer wa					
		lata transfer wa					
		data transfer wa					
		lata transfer wa					
		lata transfer wa lata transfer wa					
		data transfer wa					
bit 7		nel 7 Ping-Por					
		B register selec					
		A register selec					
bit 6		inel 6 Ping-Por	-	s Flag bit			
		B register select A register select					
bit 5	PPST5: Chan	nel 5 Ping-Por	ng Mode Statu	s Flag bit			
		B register selec					
		A register selec					
bit 4		inel 4 Ping-Por	-	s Flag bit			
		B register select A register select					
bit 3	PPST3: Chan	nel 3 Ping-Por	ng Mode Statu	s Flag bit			
		B register select A register select					
bit 2		inel 2 Ping-Por		s Flaq bit			
	1 = DMA2ST	B register selec	cted				
		A register selec		<b>—</b> , ,,,			
bit 1		inel 1 Ping-Por	-	s Flag bit			
		B register seled A register seled					
bit 0	PPST0: Chan	nel 0 Ping-Por	ng Mode Statu	s Flag bit			
		B register seled	-				

### REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit	t	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at P0	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

## 9.0 OSCILLATOR CONFIGURATION


- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Oscillator" (DS70186) of the "dsPIC33F/dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A oscillator system provides:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 9-1.

#### FIGURE 9-1: PIC24HJXXXGPX06A/X08A/X10A OSCILLATOR SYSTEM DIAGRAM



- 2: If the Oscillator is used with XT or HS modes, an extended parallel resistor with the value of 1 MΩ must be connected.
- **3:** The term, FP refers to the clock source for all the peripherals, while FCY refers to the clock source for the CPU. Throughout this document FP and FCY are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze mode is used in any ratio other than 1:1, which is the default.

## 9.1 CPU Clocking System

There are seven system clock options provided by the PIC24HJXXXGPX06A/X08A/X10A:

- FRC Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

#### 9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration**".

The FRC frequency depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

## 9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 21.1 "Configuration Bits**" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJXXXGPX06A/ X08A/X10A architecture.

Instruction execution speed or device operating frequency, FCY, is calculated, as shown in Equation 9-1:

#### EQUATION 9-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

#### 9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

## EQUATION 9-2: Fosc CALCULATION

 $FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$ 

**EQUATION 9-3:** 

**XT WITH PLL MODE** 

= 40 MIPS


**EXAMPLE** 

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left( \frac{10000000 \cdot 32}{2 \cdot 2} \right)$ 

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

#### FIGURE 9-2: PIC24HJXXXGPX06A/X08A/X10A PLL BLOCK DIAGRAM



#### TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	—
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	_
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (XT)	Primary	01	010	—
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

## **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,3)</sup>

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
_		COSC<2:0>		—		NOSC<2:0>(2)	
bit 15							bit 8
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK	—	LOCK		CF		LPOSCEN	OSWEN
bit 7							bit 0
Legend:		y = Value set	from Configu	ration bits on P	OR	C = Clear only	y bit
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	-	Current Oscilla		bits (read-only	4)		
51(1112		C oscillator (FF			/		
		C oscillator (FF					
		ower RC oscilla		5			
		dary oscillator (					
		ry oscillator (XT ry oscillator (XT		1 PLL			
		C Oscillator (FI		le-by-N and PI	I (FRCDIVN -	+ PLL)	
		C oscillator (FF	,			)	
bit 11		ted: Read as '					
bit 10-8	-	New Oscillator		<sub>S</sub> (2)			
		C oscillator (FF					
	110 <b>= Fast R</b>	C oscillator (FF	RC) with Divid	•			
		ower RC oscilla					
		dary oscillator (					
		ry oscillator (XT ry oscillator (XT		IPLL			
		C Oscillator (Fl		le-by-N and PL	L (FRCDIVN -	+ PLL)	
		C oscillator (FF		5	,	,	
bit 7	CLKLOCK: (	Clock Lock Ena	ble bit				
		M0 = 1), the clo					
		M0 = 0), the clo					
hit G		nd PLL selection <b>nted:</b> Read as '		ked, configurat	ions may be m	loaifiea	
bit 6 bit 5	=	Lock Status bit (					
DIL 5		s that PLL is in	• • •	tart un timor io	acticfied		
		s that PLL is in				L is disabled	
bit 4	Unimplemer	nted: Read as '	0'				
bit 3	CF: Clock Fa	il Detect bit (rea	ad/clear by ap	plication)			
		as detected clo as not detected					
bit 2		nted: Read as '					
Note 1: W	Irites to this regio	ster require an u	inlock sequer	nce Referto <b>C</b>	ection 7 "Oc	cillator" (DS701	86) in the
	dsPIC33F/PIC24	-	-				
			• • •			CPLL mode are n	-
Т		ck switches in e				lication must swi	tch to FRC

- mode as a transition clock source between the two PLL modes.
- 3: This register is reset only on a Power-on Reset (POR).

## **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,3)</sup> (CONTINUED)

bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 = Enable secondary oscillator
	0 = Disable secondary oscillator
bit 0	<b>OSWEN:</b> Oscillator Switch Enable bit
	1 = Request oscillator switch to selection specified by NOSC<2:0> bits
	0 = Oscillator switch is complete

- Note 1: Writes to this register require an unlock sequence. Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" for details.
  - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
  - 3: This register is reset only on a Power-on Reset (POR).

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN <sup>(1)</sup>		FRCDIV<2:0>	
bit 15							bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DST<1:0>	0-0	N/W-U	N/W-0	PLLPRE<4:0>		N/ VV-0
bit 7	031~1.02	—			FLLFNEN4.04		bit C
							bit 0
Legend:		v = Value set	from Confiau	ration bits on PC	)R		
R = Readable	e bit	W = Writable	-	U = Unimplem		1 as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	ROI: Recove	er on Interrupt b	t				
	1 = Interrupt	ts will clear the l	DOZEN bit ar	nd the processor	clock/periphe	ral clock ratio is	set to 1:1
	0 = Interrup	ts have no effec	t on the DOZ	EN bit			
bit 14-12	DOZE<2:0>:	Processor Clo	ck Reduction	Select bits			
	111 = Fcy/1						
	110 = Fcy/6 101 = Fcy/3						
	101 = FCY/1						
	011 = FCY/8						
	010 = Fcy/4						
	001 = Fcy/2						
	000 = Fcy/1		(4)				
bit 11		ZE Mode Enabl					
				etween the peri	pheral clocks a	and the process	or clocks
h:: 40 0		or clock/periphe					
bit 10-8			RC Oscillato	r Postscaler bits	i		
	111 = FRC o 110 = FRC o						
	101 <b>= FRC</b> o	•					
	100 <b>= FRC</b> o						
	011 <b>= FRC c</b>	•					
	010 <b>= FRC c</b>						
	001 = FRC c		10)				
h:+ 7 C		divide by 1 (defa		n Calaat hita (ala			a a la v
bit 7-6			Jutput Divide	er Select bits (als	so denoted as	NZ, PLL posts	caler)
	11 = Output/ 10 = Reserv						
	01 = Output/						
	00 = Output/						
bit 5		nted: Read as '	0'				
bit 4-0				it Divider bits (al	so denoted as	'N1', PLL preso	caler)
	11111 <b>= I</b> np			, ,			,
	•						
	•						
	• 00001 <b>= Inp</b>	ut/3					

## REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER<sup>(2)</sup>

- Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.
  - **2:** This register is reset only on a Power-on Reset (POR).

#### REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	_	—	—	_	_	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0	R/W-U	R/W-1			R/W-U	R/W-U	R/W-U
			PLLDI	V<7:0>			
bit 7							bit 0
Legend:							
R = Readab	le hit	W = Writable	hit	II = Unimpler	mented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
	IFOR				areu		
bit 15-9	Unimpleme	nted: Read as '	0'				
bit 8-0	-	>: PLL Feedbad		(also denoted	as 'M'. PLL mu	Itiplier)	
	111111111			(	, ,	-1 /	
	•						
	•						
	•						
	000110000	= 50 (default)					
	•						
	•						
	•						
	000000010	= 4					
	000000001						
	000000000	= 2					

Note 1: This register is reset only on a Power-on Reset (POR).

0-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	_					
bit 15							bit
U-0	U-0	R/W-0	R/W-0			R/W-0	R/W-0
				TUN<	:5:0> <b>(1)</b>		
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 15-6 bit 5-0	•						
	<b>TUN&lt;5:0&gt;:</b> F	RC Oscillator T	uning bits <sup>(1)</sup>	345 MHz)			
	<b>TUN&lt;5:0&gt;:</b> F	RC Oscillator T	uning bits <sup>(1)</sup>	345 MHz)			
	<b>TUN&lt;5:0&gt;:</b> F	RC Oscillator T	uning bits <sup>(1)</sup>	345 MHz)			
	TUN<5:0>: F 111111 = Ce • •	RC Oscillator T nter frequency	<sup>-</sup> uning bits <sup>(1)</sup> – 0.375% (7.	·			
	TUN<5:0>: F 111111 = Ce 100001 = Ce	RC Oscillator T	- 0.375% (7. – 11.625% (6	.52 MHz)			
	TUN<5:0>: F 111111 = Ce • • 100001 = Ce 100000 = Ce 011111 = Ce	RC Oscillator T nter frequency nter frequency nter frequency nter frequency	- 0.375% (7. - 0.375% (7. - 11.625% (6 - 12% (6.49 + 11.625% (8	.52 MHz) MHz) .23 MHz)			
	TUN<5:0>: F 111111 = Ce • • 100001 = Ce 100000 = Ce 011111 = Ce	RC Oscillator T nter frequency nter frequency nter frequency	- 0.375% (7. - 0.375% (7. - 11.625% (6 - 12% (6.49 + 11.625% (8	.52 MHz) MHz) .23 MHz)			
	TUN<5:0>: F 111111 = Ce • • 100001 = Ce 100000 = Ce 011111 = Ce	RC Oscillator T nter frequency nter frequency nter frequency nter frequency	- 0.375% (7. - 0.375% (7. - 11.625% (6 - 12% (6.49 + 11.625% (8	.52 MHz) MHz) .23 MHz)			
	TUN<5:0>: F 111111 = Ce • • 100001 = Ce 100000 = Ce 011111 = Ce	RC Oscillator T nter frequency nter frequency nter frequency nter frequency	- 0.375% (7. - 0.375% (7. - 11.625% (6 - 12% (6.49 + 11.625% (8	.52 MHz) MHz) .23 MHz)			
	TUN<5:0>: F 111111 = Ce 100001 = Ce 100000 = Ce 011111 = Ce 011110 = Ce	RC Oscillator T nter frequency nter frequency nter frequency nter frequency	- 0.375% (7. - 11.625% (6 - 12% (6.49 + 11.625% (8 + 11.25% (8.1	.52 MHz) MHz) .23 MHz) 20 MHz)			

## REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER<sup>(2)</sup>

- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
  - 2: This register is reset only on a Power-on Reset (POR).

## 9.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, PIC24HJXXXGPX06A/X08A/X10A devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

#### 9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 21.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

#### 9.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
  - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
    - 3: Refer to Section 7. "Oscillator" (DS70186) in the *"dsPIC33F/PIC24H Family Reference Manual"* for details.

## 9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

If an oscillator failure occurs, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

<sup>© 2009-2012</sup> Microchip Technology Inc.

NOTES:

## 10.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) of "dsPIC33F/PIC24H Familv the Reference Manual", which is available site from the Microchip web (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJXXXGPX06A/X08A/X10A devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

## 10.1 Clock Frequency and Clock Switching

PIC24HJXXXGPX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

#### 10.2 Instruction-Based Power-Saving Modes

PIC24HJXXXGPX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

#### 10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP\_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE\_MODE ; Put the device into IDLE mode

#### 10.2.2 IDLE MODE

Idle mode has these features:

- · The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- · A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

## 10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

## 10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	_		_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD <sup>(1)</sup>
bit 7		·		·			bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15		5 Module Disal					
		nodule is disable nodule is enable					
bit 14		4 Module Disal					
	-	odule is disable					
	0 = Timer4 m	odule is enable	ed				
bit 13	T3MD: Timer	3 Module Disal	ole bit				
		odule is disable					
h:: 40		odule is enable	-				
bit 12	-	2 Module Disal					
	-	odule is enable					
bit 11	T1MD: Timer	1 Module Disal	ole bit				
	1 = Timer1 m	nodule is disable	ed				
		odule is enable					
bit 10-8	-	nted: Read as '					
bit 7	I2C1MD: I <sup>2</sup> C1 Module Disable bit						
	-	lule is disabled lule is enabled					
bit 6		T2 Module Disa	hla hit				
bit 0		nodule is disabl					
		nodule is enable					
bit 5	U1MD: UAR	T1 Module Disa	ble bit				
	-	nodule is disabl					
L 11 A		nodule is enable					
bit 4		I2 Module Disa					
		dule is disabled dule is enabled					
bit 3		11 Module Disa	ole bit				
	1 = SPI1 mod	dule is disabled					
	0 = SPI1 mod	dule is enabled					
bit 2	C2MD: ECAN	N2 Module Disa	ble bit				
	-	nodule is disabl					
	0 = ECAN2 n	nodule is enabl	ed				

#### REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

**Note 1:** PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

#### REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 1 C1MD: ECAN1 Module Disable bit 1 = ECAN1 module is disabled
  - 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit<sup>(1)</sup>
  - 1 = ADC1 module is disabled
    - 0 = ADC1 module is enabled
- **Note 1:** PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

				DISABLE C						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD			
bit 7			I	I			bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15		Capture 8 Mo								
	<ul> <li>1 = Input Capture 8 module is disabled</li> <li>0 = Input Capture 8 module is enabled</li> </ul>									
bit 14	• •	Capture 7 Mo								
		oture 7 module								
1:1.40	• •	oture 7 module								
bit 13	ı = Input Cap	: Capture 6 Moo oture 6 module oture 6 module	is disabled							
bit 12										
DIL 12	<b>IC5MD:</b> Input Capture 5 Module Disable bit 1 = Input Capture 5 module is disabled									
	1 = Input Capture 5 module is enabled 0 = Input Capture 5 module is enabled									
bit 11	IC4MD: Input Capture 4 Module Disable bit									
		oture 4 module oture 4 module								
bit 10	IC3MD: Input Capture 3 Module Disable bit									
		oture 3 module oture 3 module								
bit 9	IC2MD: Input Capture 2 Module Disable bit									
	1 = Input Capture 2 module is disabled 0 = Input Capture 2 module is enabled									
bit 8	IC1MD: Input Capture 1 Module Disable bit									
	1 = Input Capture 1 module is disabled 0 = Input Capture 1 module is enabled									
bit 7	OC8MD: Output Compare 8 Module Disable bit									
	1 = Output Compare 8 module is disabled 0 = Output Compare 8 module is enabled									
bit 6	OC7MD: Output Compare 4 Module Disable bit									
		ompare 7 modu ompare 7 modu								
bit 5	OC6MD: Output Compare 6 Module Disable bit									
	1 = Output Co	ompare 6 modu ompare 6 modu	lle is disabled							
bit 4	•	put Compare 5	Module Disabl	e bit						

### REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

## REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	<b>OC4MD:</b> Output Compare 4 Module Disable bit
	<ul><li>1 = Output Compare 4 module is disabled</li><li>0 = Output Compare 4 module is enabled</li></ul>
bit 2	<b>OC3MD:</b> Output Compare 3 Module Disable bit
	<ul><li>1 = Output Compare 3 module is disabled</li><li>0 = Output Compare 3 module is enabled</li></ul>
bit 1	<b>OC2MD:</b> Output Compare 2 Module Disable bit
	<ul><li>1 = Output Compare 2 module is disabled</li><li>0 = Output Compare 2 module is enabled</li></ul>
bit 0	<b>OC1MD:</b> Output Compare 1 Module Disable bit
	<ul><li>1 = Output Compare 1 module is disabled</li><li>0 = Output Compare 1 module is enabled</li></ul>

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
T9MD	T8MD	T7MD	T6MD	_	_	_	_
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	_		_		I2C2MD	AD2MD <sup>(1)</sup>
bit 7							bit (
<b>Legend:</b> R = Readal	blo bit	W = Writable	bit	U = Unimplem	ontod hit ror	vd ac '0'	
-n = Value a		'1' = Bit is set	UIL	0 - Onimpient		x = Bit is unk	nown
	alpur	I = DILIS SEL			ieu	X = BILIS UNK	nown
bit 15	T9MD. Timer	9 Module Disat	le hit				
		odule is disable					
		odule is enable					
bit 14	T8MD: Timer	8 Module Disat	ole bit				
	1 = Timer8 m	odule is disable	ed				
	0 = Timer8 module is enabled						
bit 13	T7MD: Timer7 Module Disable bit						
	1 = Timer7 module is disabled						
	0 = Timer7 module is enabled						
bit 12	T6MD: Timer6 Module Disable bit						
		odule is disable					
		odule is enable					
bit 11-2	Unimplemented: Read as '0'						
bit 1	I2C2MD: I2C2 Module Disable bit						
		dule is disabled					
bit 0		2 Module Disab	le hit(1)				
		lule is disabled					

**Note 1:** The PCFGx bits will have no effect if the ADC module is disabled by setting this bit. In this case, all port pins multiplexed with ANx will be in Digital mode.

NOTES:

## 11.0 I/O PORTS

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) of "dsPIC33F/PIC24H the Familv Reference Manual", which is available the Microchip from web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

## 11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', the pin is then an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nonetheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

**Note:** The voltage on a digital input pin can be between -0.3V to 5.6V.



© 2009-2012 Microchip Technology Inc.

## 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Pin Diagrams**" section for the available pins and their functionality.

## 11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be		
	between -0.3V to (VDD + 0.3 V).		

#### 11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

#### 11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	OxFFOO, WO	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

## 11.6 I/O Helpful Tips

- 1. In some cases, certain pins as defined in TABLE 24-9: "DC Characteristics: I/O Pin Input Specifications" under "Injection Current", have internal protection diodes to VDD and VSS. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin, 2. (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- 4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin, and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD-0.8) not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 24.0 "Electrical Characteristics" for additional information.

## 11.7 I/O Resources

Many useful resources related to I/O are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546061

## 11.7.1 KEY RESOURCES

- Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

NOTES:

### 12.0 TIMER1

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Timer1 also supports these features:


- Timer gate operation
- · Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 12-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.





R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON	_	TSIDL	_	_	_	_	_				
bit 15				•			bit				
		54446			5444						
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
	TGATE	TCKP	S<1:0>		TSYNC	TCS					
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	TON: Timer1	On bit									
	1 = Starts 16	-bit Timer1									
	0 = Stops 16	-bit Timer1									
bit 14	Unimplemer	nted: Read as '	0'								
bit 13	TSIDL: Stop	in Idle Mode bi	t								
		nue module ope			dle mode						
		module operat		ode							
bit 12-7	-	nted: Read as '									
bit 6		er1 Gated Time	Accumulatio	n Enable bit							
	When TCS = This bit is igr										
	When TCS =										
		ne accumulatio	n enabled								
	0 = Gated tin	ne accumulatio	n disabled								
bit 5-4	TCKPS<1:0	Timer1 Input	Clock Presca	ale Select bits							
	11 = 1:256										
	10 = 1:64										
	01 = 1:8 00 = 1:1										
bit 3	•••	nted: Read as '	0'								
bit 2	-	er1 External Cl		chronization S	elect hit						
	When TCS =		ook input oyi								
		<u>vvnen TCS = 1:</u> 1 = Synchronize external clock input									
	0 = Do not synchronize external clock input										
	When TCS =										
	This bit is igr	iorea.									
<b>b</b> :# 4	-	Cleak Course									
bit 1	TCS: Timer1	Clock Source		riging edge)							
bit 1	TCS: Timer1	clock from pin		rising edge)							

#### REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

### 13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2. For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note:	For 32-bit operation, T3CON, T5CON,
	T7CON and T9CON control bits are
	ignored. Only T2CON, T4CON, T6CON
	and T8CON control bits are used for setup
	and control. Timer2, Timer4, Timer6 and
	Timer8 clock and gate inputs are utilized
	for the 32-bit timer modules, but an inter-
	rupt is generated with the Timer3, Timer5,
	Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.


The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.


To configure any of the timers for individual 16-bit operation:


- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

**Note:** Only Timer2 and Timer3 can trigger a DMA data transfer.







R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON		TSIDL		—	_	—	_		
bit 15		•					bit		
11.0					11.0		11.0		
U-0	R/W-0 TGATE	R/W-0	R/W-0	R/W-0	U-0	R/W-0 TCS <sup>(1)</sup>	U-0		
 bit 7	IGAIE	ICKP	S<1:0>	T32	—	10307	bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkno	own		
bit 15	TON: Timerx	On bit							
	When T32 = 1	L:							
	1 = Starts 32- 0 = Stops 32-								
	When T32 = 0								
	1 = Starts 16- 0 = Stops 16-								
bit 14	Unimplemen		ʻ∩'						
bit 13	TSIDL: Stop i								
	1 = Discontinu		eration when d	levice enters Idl de	e mode				
bit 12-7	Unimplemen	ted: Read as	ʻ0'						
bit 6	TGATE: Time	erx Gated Time	e Accumulation	n Enable bit					
	When TCS =								
	This bit is igno								
	$\frac{\text{When TCS} = 0}{1 = \text{Gated time accumulation enabled}}$								
		e accumulatio							
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	le Select bits					
	11 = 1:256								
	10 = 1:64								
	01 = 1:8 00 = 1:1								
bit 3	T32: 32-bit Ti	mer Mode Sel	ect bit						
	1 = Timerx an								
		id Timery act a		mers					
bit 2									
bit 1	TCS: Timerx								
	1 = External c 0 = Internal cl		IXCK (on the	rising edge)					
		. ,							

#### REGISTER 13-1: TxCON (T2CON, T4CON, T6CON OR T8CON) CONTROL REGISTER

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

#### REGISTER 13-2: TyCON (T3CON, T5CON, T7CON OR T9CON) CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON <sup>(1)</sup>	—	TSIDL <sup>(2)</sup>	_	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
_	TGATE <sup>(1)</sup>	TCKPS	<1:0> <b>(1)</b>	—	—	TCS <sup>(1,3)</sup>	—
bit 7							bit 0

Legend:				
R = Readable bit		W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	1 = Starts	nery On bit <sup>(1)</sup> s 16-bit Timery		
L:1 4 4	•	s 16-bit Timery		
bit 14	•	mented: Read as '0'		
bit 13	1 = Disco	Stop in Idle Mode bit <sup>(2)</sup> ontinue module operation wh inue module operation in Idle		
bit 12-7	Unimple	mented: Read as '0'		
bit 6	When TC This bit is <u>When TC</u> 1 = Gate	s ignored.		
bit 5-4	<b>TCKPS</b> 11 = 1:29 10 = 1:64 01 = 1:8 00 = 1:1		escale Select bits <sup>(1)</sup>	
bit 3-2	Unimple	mented: Read as '0'		
bit 1	TCS: Tin	nery Clock Source Select bit <sup>(</sup>	1,3)	
		nal clock from pin TyCK (on nal clock (Fcy)	the rising edge)	
bit 0	Unimple	mented: Read as '0'		
Note 1:		peration is enabled (T2CON< set through T2CON.	<3> = 1), these bits have no ef	ffect on Timery operation; all tim

- 2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
- 3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

NOTES:

# 14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", Section 12. "Input Capture" (DS70198), which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJXXXGPX06A/X08A/X10A devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin


- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts.

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to 1 (ICI<1:0> = 00).



#### FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM

# 14.1 Input Capture Registers

#### **REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER**

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
_	_	ICSIDL	—	—	—					
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0			
ICTMR <sup>(1)</sup>	ICI•	<1:0>	ICOV	ICBNE		ICM<2:0>				
bit 7							bit (			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-14	Unimplemer	nted: Read as '	0'							
bit 13	ICSIDL: Inpu	t Capture Modu	ule Stop in Idle	e Control bit						
		ture module wi								
h# 40.0	• •	ture module wi		operate in CPU	lale mode					
bit 12-8	-	nted: Read as ' t Capture Time								
bit 7		ntents are capt								
		ntents are capt								
bit 6-5	ICI<1:0>: Se	lect Number of	Captures per	Interrupt bits						
	11 = Interrupt on every fourth capture event									
		t on every third	•							
		t on every seco t on every capt		rent						
bit 4	-	Capture Overflo		bit (read-only)	1					
		ture overflow o	-	,						
	0 = No input	capture overflo	w occurred							
bit 3	•	t Capture Buffe		· ·	,					
		ture buffer is no		ast one more o	apture value o	an be read				
<b>h</b> # 0.0		ture buffer is e		_						
bit 2-0		put Capture Me			dovico is in SI	eep or Idle mode				
							;			
	(Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled)									
	101 = Capture mode, every 16th rising edge									
		re mode, every re mode, every		e						
		re mode, every								
	001 = Captur	re mode, every	edge (rising a							
		:0> bits do not		pt generation f	or this mode.)					
	000 = Input c	apture module	turnea off							

# 15.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", Section 13. "Output Compare" (DS70209), which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection

#### FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



#### 15.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user


TABLE 15-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note:	See Section 13. "Output Compare"
	(DS70209) in the "dsPIC33F/PIC24H
	Family Reference Manual" for OCxR and
	OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	_
001	Active-Low One-Shot	0	OCx rising edge
010	Active-High One-Shot	1	OCx falling edge
011	Toggle	Current output is maintained	OCx rising and falling edge
100	Delayed One-Shot	0	OCx falling edge
101	Continuous Pulse	0	OCx falling edge
110	PWM without Fault Protection	<ul><li>'0', if OCxR is zero</li><li>'1', if OCxR is non-zero</li></ul>	No interrupt
111	PWM with Fault Protection	<ul><li>'0', if OCxR is zero</li><li>'1', if OCxR is non-zero</li></ul>	OCFA falling edge for OC1 to OC4

#### FIGURE 15-2: OUTPUT COMPARE OPERATION



### **REGISTER 15-1:** OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	1 = Output Compare x halts in CPU Idle mode
	0 = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	1 = PWM Fault condition has occurred (cleared in hardware only)
	0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare Timer Select bit
	1 = Timer3 is the clock source for Compare x
	0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCx pin low, generate single output pulse on OCx pin
	<ul> <li>011 = Compare event toggles OCx pin</li> <li>010 = Initialize OCx pin high, compare event forces OCx pin low</li> </ul>
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled
	· ·

NOTES:

# 16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", Section 18. "Serial Peripheral Interface (SPI)" (DS70206), which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

SPI MODULE BLOCK DIAGRAM


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, Analog-to-Digital converters, etc. The SPI module is compatible with SPI and SIOP from Motorola<sup>®</sup>.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active-low slave select).

In Master mode operation, SCK is a clock output but in Slave mode, it is a clock input.



#### \_\_\_\_\_

**FIGURE 16-1:** 

#### 16.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
  - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
  - b) If FRMPOL = 0, use a pull-up resistor on  $\overline{SSx}$ .

Note:	This	insures	that	the	first	fr	ame
	transmission a		after	initializa	ation	is	not
	shifte	d or corru	pted.				

- 2. In non-framed 3-wire mode, (i.e., not using SSx from a master):
  - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
  - b) If CKP = 0, always place a pull-down resistor on SSx.
- Note: This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the SSx pin, which indicates the start of a data frame.

Note:	Not all third-party devices support Frame
	mode timing. Refer to the SPI electrical
	characteristics for details.

- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.
- 5. To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

#### 16.2 SPI Resources

Many useful resources related to SPI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546061

#### 16.2.1 KEY RESOURCES

- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 16.3 SPI Control Registers

### REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN	_	SPISIDL			—		—
bit 15							bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
_	SPIROV	_	_	_	_	SPITBF	SPIRBF
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	SPIEN: SPIx Enable bit
	1 = Enables module and configures SCKx, SDOx, SDIx and $\overline{SSx}$ as serial port pins 0 = Disables module
bit 14	Unimplemented: Read as '0'
bit 13	SPISIDL: Stop in Idle Mode bit
	<ul><li>1 = Discontinue module operation when device enters Idle mode</li><li>0 = Continue module operation in Idle mode</li></ul>
bit 12-7	Unimplemented: Read as '0'
bit 6	<ul> <li>SPIROV: Receive Overflow Flag bit</li> <li>1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register</li> <li>0 = No overflow has occurred</li> </ul>
bit 5-2	Unimplemented: Read as '0'
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	<ul> <li>1 = Transmit not yet started, SPIxTXB is full</li> <li>0 = Transmit started, SPIxTXB is empty</li> <li>Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB.</li> <li>Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.</li> </ul>
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	<ul> <li>1 = Receive complete, SPIxRXB is full</li> <li>0 = Receive is not complete, SPIxRXB is empty</li> <li>Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB.</li> <li>Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.</li> </ul>

U-0	U-0	ON1: SPIx C	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>		
bit 15			Biocon	DICODO	MODEIO	Civil	bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SSEN <sup>(3)</sup>	CKP	MSTEN		SPRE<2:0>(2	2)	PPRE<	<1:0> <b>(2)</b>		
bit 7							bi		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
bit 15-13	Unimplemen	ted: Read as '	0'						
bit 12				er modes only)					
		PI clock is disa PI clock is ena		tions as I/O					
bit 11		able SDOx pin							
				unctions as I/C	)				
		is controlled b							
bit 10	MODE16: Word/Byte Communication Select bit								
		ication is word-							
bit 9		ication is byte- ata Input Samp							
DIL 9	Master mode		DIE FIIASE DIL						
	1 = Input data	a sampled at e							
		a sampled at m	iddle of data o	output time					
	Slave mode: SMP must be	cleared when	SPIx is used	in Slave mode.					
bit 8		lock Edge Sele							
	1 = Serial out	put data chang	es on transitio		clock state to Id				
					ck state to activ	ve clock state (s	see bit 6)		
bit 7		Select Enable		de) <sup>(3)</sup>					
		sed for Slave r		rolled by port fu	unction				
bit 6		Polarity Select I							
	1 = Idle state	for clock is a h	igh level; activ	ve state is a lov					
				e state is a higl	n level				
bit 5		ter Mode Enab	ole bit						
	1 = Master m 0 = Slave mo								
	e CKE bit is not I modes (FRME		amed SPI mo	des. The user s	should program	this bit to '0' fo	or the Frame		
	not set both Pri		ondary presca	alers to a value	of 1:1.				

- 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
- 3: This bit must be cleared when FRMEN = 1.

#### REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)<sup>(2)</sup>
  - 111 = Secondary prescale 1:1
  - 110 = Secondary prescale 2:1
  - •
  - •
  - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)<sup>(2)</sup>
  - 11 = Primary prescale 1:1
  - 10 = Primary prescale 4:1
  - 01 = Primary prescale 16:1
  - 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
  - **2:** Do not set both Primary and Secondary prescalers to a value of 1:1.
  - **3:** This bit must be cleared when FRMEN = 1.

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	—	_	_	_	_
pit 15							bit
						DAALO	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
	_	—		—		FRMDLY	
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	1 = Framed S		abled ( <del>SSx</del> j	oin used as fram	e sync pulse	input/output)	
bit 15	1 = Framed S	SPIx support en	abled ( <del>SSx</del> j	bin used as fram	e sync pulse	input/output)	
bit 15 bit 14	1 = Framed S 0 = Framed S <b>SPIFSD:</b> Fra	SPIx support en SPIx support dis me Sync Pulse	abled (SSx   abled Direction Co		e sync pulse	input/output)	
bit 14	1 = Framed S 0 = Framed S <b>SPIFSD:</b> Fran 1 = Frame sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse rnc pulse input ( rnc pulse output	abled ( <del>SSx</del> ) sabled Direction Co slave) t (master)	ontrol bit	e sync pulse	input/output)	
	1 = Framed S 0 = Framed S <b>SPIFSD:</b> France 1 = Frame sy 0 = Frame sy <b>FRMPOL:</b> France	SPIx support en SPIx support dis me Sync Pulse rnc pulse input ( rnc pulse output ame Sync Pulse	abled (SSx p sabled Direction Co slave) t (master) e Polarity bit	ontrol bit	e sync pulse	input/output)	
bit 14	1 = Framed S 0 = Framed S <b>SPIFSD:</b> France 1 = Frame sy 0 = Frame sy <b>FRMPOL:</b> Fr 1 = Frame sy	SPIx support en SPIx support dis me Sync Pulse rnc pulse input ( rnc pulse output	abled (SSx p sabled Direction Co slave) t (master) e Polarity bit ve-high	ontrol bit	e sync pulse	input/output)	
bit 14	1 = Framed S 0 = Framed S <b>SPIFSD:</b> France 1 = Frame sy 0 = Frame sy <b>FRMPOL:</b> Fr 1 = Frame sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse rnc pulse input ( rnc pulse output ame Sync Pulse rnc pulse is activ	abled (SSx p sabled Direction Co slave) (master) e Polarity bit ve-high ve-low	ontrol bit	e sync pulse	input/output)	
bit 14 bit 13	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fr 1 = Frame sy 0 = Frame sy Unimplement	SPIx support en SPIx support dis me Sync Pulse rnc pulse input ( rnc pulse output ame Sync Pulse rnc pulse is activ rnc pulse is activ	abled (SSx p cabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low o'	ontrol bit	e sync pulse	input/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: France 1 = Frame sy 0 = Frame sy 0 = Frame sy 0 = Frame sy Unimplement FRMDLY: France 1 = Frame sy	SPIx support en SPIx support dis me Sync Pulse rnc pulse input ( rnc pulse output ame Sync Pulse rnc pulse is activ rnc pulse is activ nted: Read as (	abled (SSx p sabled Direction Co slave) t (master) e Polarity bit ve-high ve-low o' e Edge Selec des with first	et bit bit clock	e sync pulse	input/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: France 1 = Frame sy 0 = Frame sy 0 = Frame sy 0 = Frame sy Unimplement FRMDLY: France 1 = Frame sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse inc pulse input ( inc pulse output ame Sync Pulse inc pulse is activ inc pulse is activ inted: Read as '( ame Sync Pulse inc pulse coincie	abled (SSx p sabled Direction Co slave) (master) e Polarity bit ve-high ve-low ) Edge Selec des with first des first bit c	et bit bit clock	e sync pulse	input/output)	

# 17.0 INTER-INTEGRATED CIRCUIT™ (I<sup>2</sup>C™)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit<sup>TM</sup> (I<sup>2</sup>C<sup>TM</sup>)" (DS70195) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit ( $I^2C$ ) module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard, with a 16-bit interface.

The PIC24HJXXXGPX06A/X08A/X10A devices have up to two I<sup>2</sup>C interface modules, denoted as I2C1 and I2C2. Each I<sup>2</sup>C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each  $I^2C$  module 'x' (x = 1 or 2) offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and will arbitrate accordingly

### 17.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $l^2C$  Standard and Fast mode specifications, as well as 7 and 10-bit addressing.


The I<sup>2</sup>C module can operate either as a slave or a master on an I<sup>2</sup>C bus.

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, please refer to the *"dsPIC33F/PIC24H Family Reference Manual"*.

FIGURE 17-1:  $I^2 C^{TM}$  BLOCK DIAGRAM (x = 1 OR 2)



# 17.2 <sup>2</sup>C Resources

Many useful resources related to  $I^2C$  are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546061

#### 17.2.1 KEY RESOURCES

- Section 11. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 17.3 I<sup>2</sup>C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15	·						bit 8			
DAMA	DAMO	DAMA	DAVAUO		DAMALIO	DAMALIO	DAMALIO			
R/W-0 GCEN	R/W-0 STREN	R/W-0 ACKDT	R/W-0 HC ACKEN	R/W-0 HC RCEN	R/W-0 HC PEN	R/W-0 HC RSEN	R/W-0 HC SEN			
bit 7	STREM	ACKDT	ACKEN	RGEN	FEN	RSEN	bit (			
							bit (			
Legend:		U = Unimplei	mented bit, rea	d as '0'						
R = Readabl	e bit	W = Writable	bit	HS = Set in h	ardware	HC = Cleared	in hardware			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	<b>12CEN:</b> 12Cx	Enable bit								
	1 = Enables t	he I2Cx modu				as serial port pi	าร			
				are controlled	by port functio	ns.				
bit 14	-	ted: Read as								
bit 13		p in Idle Mode			- Idle meede					
			eration when de tion in Idle mod		n lale mode					
bit 12	<ul> <li>0 = Continue module operation in Idle mode</li> <li>SCLREL: SCLx Release Control bit (when operating as I<sup>2</sup>C slave)</li> </ul>									
	<ul> <li>1 = Release SCLx clock</li> <li>0 = Hold SCLx clock low (clock stretch)</li> </ul>									
	If STREN = 1:									
	Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware clea									
			nission. Hardwa	are clear at en	d of slave rece	ption.				
	$\frac{\text{If STREN} = 0}{\text{Bit is } R/S (i.e.}$		v only write '1'	to release cloc	k) Hardware c	lear at beginnir	ng of slave			
	transmission.					ical at beginnin	ig of oldro			
bit 11	IPMIEN: Intel	IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit								
	1 = IPMI mod 0 = IPMI mod		all addresses A	cknowledged						
bit 10	A10M: 10-bit	A10M: 10-bit Slave Address bit								
	-	is a 10-bit slav								
bit 9		able Slew Rate								
		control disable								
bit 8		us Input Levels								
	1 = Enable I/0	O pin threshold	ds compliant wi	ith SMBus spe	cification					
bit 7		<ul> <li>Disable SMBus input thresholds</li> <li>CEN: General Call Enable bit (when operating as I<sup>2</sup>C slave)</li> </ul>								
DIL 7				-	ived in the I2C	xRSR				
	(module	is enabled for	reception)			-				
	(module is enabled for reception) 0 = General call address disabled									
bit 6	STREN: SCL	x Clock Stretc	h Enable bit (w	hen operating	as I <sup>2</sup> C slave)					
bit 6	Used in conju	Inction with SC	-		as I <sup>2</sup> C slave)					

### REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	<ul> <li>ACKEN: Acknowledge Sequence Enable bit</li> <li>(when operating as I<sup>2</sup>C master, applicable during master receive)</li> <li>1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.</li> <li>0 = Acknowledge sequence not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as I <sup>2</sup> C master) 1 = Enables Receive mode for I <sup>2</sup> C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	<ul> <li>PEN: Stop Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<ul> <li>RSEN: Repeated Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.</li> <li>0 = Repeated Start condition not in progress</li> </ul>
bit 0	<ul> <li>SEN: Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.</li> <li>0 = Start condition not in progress</li> </ul>

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC			
ACKSTAT	TRSTAT		_		BCL	GCSTAT	ADD10			
bit 15							bit 8			
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC			
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF			
bit 7							bit 0			
Lagandi			monted bit rea	nd oo '0'		C = Clear and	v bit			
Legend: R = Readable	L:4	-	nented bit, rea			C = Clear onl	-			
-n = Value at F		W = Writable '1' = Bit is set		HS = Set in h '0' = Bit is cle		HSC = Hardwa				
-n = value at F	<sup>2</sup> OR	I = BILIS SE		0 = Bit is cle	areo	x = Bit is unkn	IOWN			
bit 15	(when operati 1 = NACK rec 0 = ACK rece	cknowledge St ing as I <sup>2</sup> C mas ceived from sla ived from slav or clear at end	iter, applicable ive e		nsmit operation	)				
bit 14				-	ster, applicable	to master trans	mit operation			
	0 = Master tra	ansmit is in pro ansmit is not in at beginning o	progress	,	lware clear at e	nd of slave Ack	nowledge.			
bit 13-11	Unimplemen	ted: Read as	0'							
bit 10	BCL: Master	SCL: Master Bus Collision Detect bit								
	0 = No collisio	lision has beer on at detection o		-	peration					
bit 9	GCSTAT: Ger	neral Call Statu	us bit							
	0 = General c	all address wa all address wa when address	as not received		ess. Hardware o	lear at Stop det	ection.			
bit 8	ADD10: 10-B	it Address Sta	tus bit							
	0 = 10-bit add	lress was mate lress was not i at match of 2i	matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.			
bit 7	IWCOL: Write	e Collision Det	ect bit							
	0 = No collisio	on	-		ause the I <sup>2</sup> C mo ousy (cleared by	-				
bit 6		ive Overflow F				, contraroj.				
	1 = A byte wa 0 = No overflo	as received wh	ile the I2CxRC	•	till holding the					
		-		_	CV (cleared by s	software).				
bit 5		dress bit (whe		,						
	0 = Indicates	that the last by that the last by ar at device ac	te received w	as device add	ress by reception of	slave byte.				
bit 4	P: Stop bit									
	1 = Indicates									

# REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	<ul> <li>Start bit</li> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>
bit 2	Hardware set or clear when Start, Repeated Start or Stop detected. <b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	<ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware set or clear after reception of I<sup>2</sup>C device address byte.</li> </ul>
bit 1	RBF: Receive Buffer Full Status bit
	<ul> <li>1 = Receive complete, I2CxRCV is full</li> <li>0 = Receive not complete, I2CxRCV is empty</li> <li>Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.</li> </ul>
bit 0	TBF: Transmit Buffer Full Status bit
	<ul> <li>1 = Transmit in progress, I2CxTRN is full</li> <li>0 = Transmit complete, I2CxTRN is empty</li> <li>Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.</li> </ul>

#### REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	_	_	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			

-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown)

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

### 18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJXXXGPX06A/X08A/X10A device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA<sup>®</sup> encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8 or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- · Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA<sup>®</sup> Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA<sup>®</sup> Support

A simplified block diagram of the UART is shown in Figure 18-1. The UART module consists of the key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver





- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
  - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

#### 18.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, receive inputs UART react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
  - a) If URXINV = 0, use a pull-up resistor on the RX pin.
  - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

#### 18.2 UART Resources

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546061

#### 18.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- · Development Tools

# 18.3 UART Control Registers

### REGISTER 18-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
UARTEN <sup>(1)</sup>		USIDL	IREN <sup>(2)</sup>	RTSMD	—	UEN<1:0>		
bit 15							bit 8	
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	
bit 7							bit (	
Legend:		HC = Hardwa	re cleared					
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown	
bit 15	1 = UARTx is 0 = UARTx is minimal	s disabled; all L	IARTx pins are JARTx pins ar			ned by UEN<1: JARTx power co		
bit 14	Unimplemen	ted: Read as '	0'					
bit 13	<ul> <li>USIDL: Stop in Idle Mode bit</li> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>							
bit 12	IREN: IrDA <sup>®</sup> Encoder and Decoder Enable bit <sup>(2)</sup> 1 = IrDA <sup>®</sup> encoder and decoder enabled 0 = IrDA <sup>®</sup> encoder and decoder disabled							
oit 11	<b>RTSMD:</b> Mode Selection for $\overline{\text{UxRTS}}$ Pin bit 1 = $\overline{\text{UxRTS}}$ pin in Simplex mode 0 = $\overline{\text{UxRTS}}$ pin in Flow Control mode							
bit 10	Unimplemen	ted: Read as '	0'					
bit 9-8	11 = UxTX, U 10 = UxTX, U 01 = UxTX, U	IxRX, <u>UxCTS</u> a IxRX and UxR <sup>-</sup> nd UxRX pins a	K pins are ena and UxRTS pir	ns are enabled abled an <u>d use</u>	and used d; UxCTS pin c	ntrolled by port controlled by po BCLK pins contr	rt latches	
bit 7	•	e-up on Start bi	t Detect Durin	g Sleep Mode	Enable bit			
		are on following		RX pin; interru	ipt generated o	n falling edge; t	bit cleared	
bit 6	LPBACK: UARTx Loopback Mode Select bit 1 = Enable Loopback mode 0 = Loopback mode is disabled							
bit 5	ABAUD: Auto-Baud Enable bit							
	before ar	aud rate meas ny data; cleared e measuremen	d in hardware	upon completi	•	ception of a Sy	nc field (0x55	
	er to <b>Section 1</b> formation on ena					Reference Manı	<i>ual"</i> for	
0. Th:		( available for t			•			

**2:** This feature is only available for the 16x BRG mode (BRGH = 0).

#### **REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)**

bit 4	<b>URXINV:</b> Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	<ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	<ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN <sup>(1)</sup>	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit (
Legend:		HC = Hardwar	e cleared			C = Clear on	ly bit
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unknown	
bit 15,13 bit 14	11 = Reserve 10 = Interrupt transmit 01 = Interrupt operatio 00 = Interrupt at least of UTXINV: Trans If IREN = 0: 1 = UxTX Idl 0 = UxTX Idl If IREN = 1:		ter is transfe s empty character is s ed ter is transfe ben in the tra version bit	rred to the Tran shifted out of the rred to the Tran	nsmit Shift Regi e Transmit Shift	t Register; all tr	ansmit
	0 = IrDA <sup>®</sup> end	coded UxTX Idle	e state is '0'				
bit 12	-	ted: Read as '0					
bit 11	<ul> <li>UTXBRK: Transmit Break bit</li> <li>1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion</li> <li>0 = Sync Break transmission disabled or completed</li> </ul>						
bit 10	<ul> <li>UTXEN: Transmit Enable bit<sup>(1)</sup></li> <li>1 = Transmit enabled, UxTX pin controlled by UARTx</li> <li>0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port.</li> </ul>						
bit 9	<ul> <li>UTXBF: Transmit Buffer Full Status bit (read-only)</li> <li>1 = Transmit buffer is full</li> <li>0 = Transmit buffer is not full, at least one more character can be written</li> </ul>						
bit 8	TRMT: Transi 1 = Transmit	mit Shift Registe Shift Register is	er Empty bit empty and t	(read-only) ransmit buffer is	s empty (the las	t transmission h	as completed
bit 7-6	<ul> <li>0 = Transmit Shift Register is not empty, a transmission is in progress or queued</li> <li>URXISEL&lt;1:0&gt;: Receive Interrupt Mode Selection bits</li> <li>11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)</li> <li>10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data charact</li> <li>0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters.</li> </ul>					ita characters	

**Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

#### REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)						
	<ul> <li>1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode disabled</li> </ul>						
bit 4	RIDLE: Receiver Idle bit (read-only)						
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>						
bit 3	PERR: Parity Error Status bit (read-only)						
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>						
bit 2	FERR: Framing Error Status bit (read-only)						
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)						
	0 = Framing error has not been detected						
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)						
	<ul> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state</li> </ul>						
bit 0	URXDA: Receive Buffer Data Available bit (read-only)						
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>						

**Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

### 19.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185), which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

#### 19.1 Overview

The Enhanced Controller Area Network (ECAN<sup>™</sup>) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The PIC24HJXXXGPX06A/X08A/X10A devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to 8 transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier)
   acceptance filters
- 3 full acceptance filter masks
- DeviceNet<sup>™</sup> addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation

- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

### 19.2 Frame Types

The CAN module transmits various types of frames which include data messages, remote transmission requests and as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit standard identifier (SID) but not an 18-bit extended identifier (EID).

- Extended Data Frame: An extended data frame is similar to a standard data frame but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

· Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

#### FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



### **19.3 Modes of Operation**

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

### 19.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module cannot be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers.

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

### 19.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user application switches to Disable mode within this 11-bit period, the transmission is then aborted and the corresponding TXABT bit is set and the TXREQ bit is cleared.

### 19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

### 19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

### 19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

### 19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0
_	_	CSIDL	ABAT	_		REQOP<2:0>	
bit 15		·	·				bit
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
	PMODE<2:0		0-0	CANCAP	0-0	0-0	WIN
bit 7		1-		CANCAI			bit
							bit
Legend:		r = Bit is Res	erved				
R = Readable b	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimpleme	nted: Read as	ʻ0'				
bit 13	-	p in Idle Mode b					
	1 = Disconti	nue module ope	eration when c	levice enters Id	e mode		
		e module opera					
bit 12		t All Pending Tr					
	•	Il transmit buffe will clear this bit		nsmission smissions are a	borted		
bit 11	Reserved: [						
bit 10-8		)>: Request Op	peration Mode	hits			
		isten All Messag					
	110 <b>= Rese</b>	rved – do not us	se				
		rved – do not us					
		onfiguration mo					
		isten Only Mode oopback mode	5				
		isable mode					
	000 = Set N	ormal Operation	n mode				
bit 7-5	OPMODE<2	2:0>: Operation	Mode bits				
		le is in Listen A	ll Messages n	node			
	110 = Rese						
		le is in Configui	ration mode				
		le is in Listen O					
		le is in Loopbac	•				
		le is in Disable le is in Normal		do			
bit 4		nted: Read as	-	ue			
bit 3	-			Capture Event	Enable bit		
	1 = Enable i	-		nessage receiv			
bit 2-1		nted: Read as	ʻ0'				
bit 0	•	Map Window Se					
	1 = Use filte	-					

### REGISTER 19-1: CiCTRL1: ECAN™ MODULE CONTROL REGISTER 1

#### REGISTER 19-2: CiCTRL2: ECAN™ MODULE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_		_	—		—
bit 15					•		bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	—	_			DNCNT<4:0>		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4-0	DNCNT<4:0>	•: DeviceNet™	Filter Bit Num	ber bits			
	10010-1111	1 = Invalid sel	ection				
	10001 <b>= Con</b>	npare up to dat	a byte 3, bit 6	with EID<17>			
	•						
	•						
	•						
		npare up to dat not compare da		with EID<0>			

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	—	—			FILHIT<4:	0>	
bit 15	·						bit
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
				ICODE<6:0	>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, re	ead as '0'	
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15-13	Unimplement	t <b>ed:</b> Read as '	0'				
bit 12-8	FILHIT<4:0>:						
	10000-1111:						
	01111 = Filter	r 15					
	•						
	•						
	00001 <b>= Filte</b> r	r 1					
	00000 = Filter						
bit 7	Unimplement	ted: Read as '	0'				
bit 6-0	ICODE<6:0>:	Interrupt Flag	Code bits				
	1000101-11						
	1000100 = FI 1000011 = Re						
	1000010 <b>=</b> W	/ake-up interru					
	1000001 = Er						
	1000000 <b>= N</b>	omenupi					
	0010000-013						
	0001111 <b>= R</b> I	B15 buffer Inte	errupt				
	•						
	•						
	0001001 <b>= R</b> I	B9 buffer inter	rupt				
	0001000 <b>= R</b>	B8 buffer inter	rupt				
	0000111 = TF						
	0000110 = TF 0000101 = TF						
	0000100 = TF						
	0000011 = TF						
	0000010 = TF 0000001 = TF						
		RB0 Buffer inte					

### REGISTER 19-3: CiVEC: ECAN™ MODULE INTERRUPT CODE REGISTER

#### **REGISTER 19-4:** CIFCTRL: ECAN™ MODULE FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>				_	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			1010 0	10000	FSA<4:0>	1000 0	10000
bit 7					10/110		bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 12-5	101 = 24 bu: 100 = 16 bu: 011 = 12 bu: 010 = 8 buff 001 = 6 buff 000 = 4 buff	ffers in DMA RA ffers in DMA RA ffers in DMA RA ffers in DMA RA ers in DMA RAM ers in DMA RAM ers in DMA RAM <b>nted:</b> Read as '0	M M 1 1 1				
bit 4-0	-	FIFO Area Starts		its			
511 4-0	11111 = RB 11110 = RB	31 buffer 30 buffer B1 buffer					

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_			FBP<	5:0>		
oit 15	·	•					bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	0-0	K-0	K-0	FNRB<		K-0	K-0
pit 7					0.0		bit 0
Legend:							
R = Readab	le bit	W = Writable I		U = Unimpleme		ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkn	own
			. 1				
oit 15-14	-	ented: Read as 'o					
oit 13-8		FIFO Write Buffe	r Pointer bits				
		RB31 buffer					
	011110 <b>= F</b>	RB30 buffer					
	•						
	•						
	•						
		FRB1 buffer					
bit 7-6		ented: Read as '(	ı'				
bit 5-0	-	FIFO Next Real		tor bito			
011 3-0		RB31 buffer		iter bits			
	011111 = F 011110 = F						
	011110-1						
	•						
	•						
	• •						
	• • • •	RB1 buffer					

#### REGISTER 19-5: CiFIFO: ECAN™ MODULE FIFO STATUS REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF
bit 7							bit (
Legend:		C = Clear on	y bit				
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-14	Unimplomon	ted. Dood oo '	0'				
bit 13	-	i <b>ted:</b> Read as ' mitter in Error		hit			
bit 15		er is in Bus Of		bit			
	0 = Transmitt	er is not in Bus	s Off state				
bit 12		mitter in Error		sive bit			
		er is in Bus Pa		_			
bit 11		er is not in Bus ver in Error Sta					
		is in Bus Pass		vebil			
	0 = Receiver	is not in Bus P	assive state				
bit 10		nsmitter in Erro		ng bit			
		er is in Error W					
bit 9		er is not in Error	-				
DIL 9		ceiver in Error is in Error War	-	DIL			
		is not in Error					
bit 8	EWARN: Trai	nsmitter or Red	ceiver in Error	State Warning	bit		
		er or receiver i		0			
<b>b</b> # 7		er or receiver i		•			
bit 7		I Message Rec request has oc		of Flag bit			
	•	request has no					
bit 6	WAKIF: Bus	Wake-up Activ	ity Interrupt F	ag bit			
		request has oc					
64 F	•	request has no				h =)	
bit 5				ources in Clin	F<13:8> regist	(er)	
		request has oc request has no					
bit 4	-	ted: Read as '					
bit 3	•	Almost Full In		it			
	1 = Interrupt i	request has oc	curred				
	•	request has no					
bit 2		Buffer Overflo	•	ag bit			
		request has oc request has no					
bit 1		ffer Interrupt F					
		request has oc					
		request has no					
1.1.0	TDIE. TV Duf						
bit 0		fer Interrupt Fla					
DIT U	1 = Interrupt i	request has oc request has no	curred				

© 2009-2012 Microchip Technology Inc.

	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE bit 7	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE
							DIL
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-8	-	ted: Read as '0					
bit 7		Message Inter	•	oit			
		equest enabled					
	•	equest not ena					
bit 6		Wake-up Activit		nable bit			
		equest enabled					
	•	equest not ena					
bit 5	ERRIE: Error	Interrupt Enabl	e bit				
		equest enabled					
	0 = Interrupt r	equest not ena	bled				
bit 4	0 = Interrupt r Unimplemen	equest not ena ted: Read as '0	bled '				
bit 4 bit 3	0 = Interrupt r Unimplemen FIFOIE: FIFO	equest not ena ted: Read as '0 Almost Full Int	bled ,' errupt Enable	e bit			
bit 4	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r	equest not ena ted: Read as 'o Almost Full Int equest enabled	bled , errupt Enable l	e bit			
bit 4 bit 3	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r 0 = Interrupt r	equest not ena ted: Read as '0 Almost Full Int equest enabled equest not ena	bled ' errupt Enable l bled				
bit 4 bit 3	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r 0 = Interrupt r RBOVIE: RX	equest not ena ted: Read as 'C Almost Full Int equest enabled equest not ena Buffer Overflow	bled ' errupt Enable I bled / Interrupt Er				
bit 4 bit 3	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r 0 = Interrupt r RBOVIE: RX 1 = Interrupt r	equest not ena ted: Read as '0 Almost Full Int equest enabled equest not ena Buffer Overflow equest enabled	bled ' errupt Enable l bled / Interrupt En				
bit 4 bit 3 bit 2	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r 0 = Interrupt r RBOVIE: RX 1 = Interrupt r 0 = Interrupt r	equest not ena ted: Read as '0 Almost Full Int equest enabled equest not ena Buffer Overflow equest enabled equest not ena	bled ' ' bled ' Interrupt Er bled				
bit 4 bit 3	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r 0 = Interrupt r RBOVIE: RX 1 = Interrupt r 0 = Interrupt r RBIE: RX Bu	equest not ena ted: Read as '0 Almost Full Int equest enabled equest not ena Buffer Overflow equest enabled equest not ena ffer Interrupt En	bled ' ' bled ' Interrupt Er bled able bit				
bit 4 bit 3 bit 2	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r 0 = Interrupt r RBOVIE: RX 1 = Interrupt r 0 = Interrupt r RBIE: RX Bur 1 = Interrupt r	equest not ena ted: Read as '0 Almost Full Int equest enabled equest not ena Buffer Overflow equest enabled equest not ena ffer Interrupt En equest enabled	bled ' ' bled ' Interrupt En bled able bit				
bit 4 bit 3 bit 2 bit 1	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r 0 = Interrupt r RBOVIE: RX 1 = Interrupt r 0 = Interrupt r RBIE: RX Bur 1 = Interrupt r 0 = Interrupt r	equest not ena ted: Read as '0 Almost Full Int equest enabled equest not ena Buffer Overflow equest enabled equest not ena ffer Interrupt En equest enabled equest not ena	bled errupt Enable bled / Interrupt En bled able bit				
bit 4 bit 3 bit 2	0 = Interrupt r Unimplemen FIFOIE: FIFO 1 = Interrupt r 0 = Interrupt r RBOVIE: RX 1 = Interrupt r 0 = Interrupt r RBIE: RX Bur 1 = Interrupt r 0 = Interrupt r TBIE: TX Buf	equest not ena ted: Read as '0 Almost Full Int equest enabled equest not ena Buffer Overflow equest enabled equest not ena ffer Interrupt En equest enabled	bled errupt Enable bled / Interrupt En bled able bit bled bled able bit				

#### REGISTER 19-8: CIEC: ECAN™ MODULE TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERR	CNT<7:0>			
bit 7							bit C
Laward							
Legend:							
R = Readable b	bit	W = Writable b	bit	U = Unimplen	nented bit, re	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-8 TERRCNT<7:0>: Transmit Error Count bits

bit 7-0 RERRCNT<7:0>: Receive Error Count bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	_	_	_	_
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJ	W<1:0>			BRF	°<5:0>		
bit 7		•					bit
Logondi							
Legend: R = Readat	lo hit	W = Writable	hit		nented bit, read		
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	
	ILFOR				areu		IOWIT
bit 15-8	Unimpleme	nted: Read as '	0'				
bit 7-6	SJW<1:0>:	Synchronization	Jump Width	bits			
	11 = Length						
	10 = Length						
	01 = Length 00 = Length						
bit 5-0	•	Baud Rate Pres	aalar hita				
010 3-0							
	•	TQ = 2 x 64 x 1/	FCAN				
	•						
	•						
	•						
	•	To = 2 x 2 x 1/E	CAN				
		Tq = 2 x 3 x 1/F Tq = 2 x 2 x 1/F					

#### **REGISTER 19-9:** CiCFG1: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 1

#### REGISTER 19-10: CiCFG2: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 2

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	WAKFIL	—	—	_	:	SEG2PH<2:0>	
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM	:	SEG1PH<2:0>			PRSEG<2:0>	
bit 7							bit 0

R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'         bit 14       WAKFIL: Select CAN bus Line Filter for Wake-up bit         1 = Use CAN bus line filter for wake-up       0 = CAN bus line filter is not used for wake-up         bit 13-11       Unimplemented: Read as '0'         bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ	Legend:				
bit 15       Unimplemented: Read as '0'         bit 14       WAKFIL: Select CAN bus Line Filter for Wake-up bit         1 = Use CAN bus line filter for wake-up       0 = CAN bus line filter is not used for wake-up         bit 13-11       Unimplemented: Read as '0'         bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ	R = Readabl	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'
bit 14       WAKFIL: Select CAN bus Line Filter for Wake-up bit         1 = Use CAN bus line filter for wake-up       0 = CAN bus line filter is not used for wake-up         bit 13-11       Unimplemented: Read as '0'         bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point       0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits	-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 14       WAKFIL: Select CAN bus Line Filter for Wake-up bit         1 = Use CAN bus line filter for wake-up       0 = CAN bus line filter is not used for wake-up         bit 13-11       Unimplemented: Read as '0'         bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point       0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits	bit 15	Unimplem	ented: Read as '0'		
1 = Use CAN bus line filter for wake-up         0 = CAN bus line filter is not used for wake-up         bit 13-11         Unimplemented: Read as '0'         bit 10-8         SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ         000 = Length is 1 x TQ         bit 7         SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable         0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6         SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3         SEG1PH		-		for Wake-up bit	
bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ		1 = Use CA	N bus line filter for wake-u	ib	
111 = Length is 8 x TQ         000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable         0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH         2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ	bit 13-11	Unimplem	ented: Read as '0'		
bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point       0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         11 = Length is 8 x TQ	bit 10-8	SEG2PH<2	2:0>: Phase Buffer Segme	ent 2 bits	
1 = Freely programmable         0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         11 = Length is 8 x Tq		111 = Leng	th is 8 x TQ		
<ul> <li>0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate</li> <li>bit 6</li> <li>SAM: Sample of the CAN bus Line bit</li> <li>1 = Bus line is sampled three times at the sample point</li> <li>0 = Bus line is sampled once at the sample point</li> <li>bit 5-3</li> <li>SEG1PH&lt;2:0&gt;: Phase Buffer Segment 1 bits</li> <li>111 = Length is 8 x TQ</li> </ul>	bit 7	SEG2PHTS	S: Phase Segment 2 Time	Select bit	
1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ			•	rmation Processing Time (IPT	), whichever is greater
0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ	bit 6	SAM: Sam	ple of the CAN bus Line b	it	
111 = Length is $8 \times T_Q$					
5	bit 5-3	SEG1PH<2	2:0>: Phase Buffer Segme	ent 1 bits	
			,		
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits	bit 2-0	PRSEG<2:	0>: Propagation Time Seg	gment bits	
111 = Length is 8 x TQ 000 = Length is 1 x TQ		-	*		

© 2009-2012 Microchip Technology Inc.

#### **REGISTER 19-11:** CIFEN1: ECAN<sup>™</sup> MODULE ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 FLTENn: Enable Filter n (0-15) to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

#### REGISTER 19-12: CiBUFPNT1: ECAN™ MODULE FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BP	<3:0>			F2BI	><3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F1BP	<3:0>			F0BI	><3:0>	
bit 7							bit (
Legend:							
R = Readable		W = Writable		U = Unimplem		d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unki	nown
bit 15-12	1111 = Filter	RX Buffer Writt hits received ir hits received ir	RX FIFO bu	uffer			
	•						
	•						
	•	bite received in	DV Duffer 1				
		hits received ir hits received ir					
bit 11-8	1111 = Filter	RX Buffer Writt hits received in hits received in	RX FIFO bu	uffer			
	•						
	•						
	•						
		hits received in hits received in					
bit 7-4	1111 = Filter	RX Buffer Writt hits received ir hits received ir	RX FIFO bu	uffer			
	•						
	•						
		hits received ir					
bit 3-0		RX Buffer Writ					
	1111 = Filter	hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
	•						
	0001 = Filter	hits received ir	n RX Buffer 1				

#### REGISTER 19-13: CIBUFPNT2: ECAN™ MODULE FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7BP	<3:0>			F6BP	><3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F5BP	<3:0>			F4BP	<sup>2</sup> <3:0>	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemer	nted bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleare		x = Bit is unkr	nown
bit 15-12	1111 = Filter	RX Buffer Writt hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
		hits received ir					
bit 11-8	1111 = Filter	RX Buffer Writt hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
		hits received ir hits received ir					
bit 7-4	1111 = Filter	RX Buffer Writt hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
		hits received ir hits received ir					
bit 3-0	1111 = Filter	RX Buffer Writt hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
	0001 = Filter	hits received ir	n RX Buffer 1				

#### REGISTER 19-14: CIBUFPNT3: ECAN™ MODULE FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BF	P<3:0>			F10B	P<3:0>	
bit 15				·			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BP	_				P<3:0>	
bit 7							bit (
Legend:							
R = Readable		W = Writable		U = Unimplemer		d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown
bit 15-12	1111 = Filter	: RX Buffer Wri hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
	•						
		hits received ir hits received ir					
bit 11-8	1111 = Filter	: RX Buffer Wri hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
	•						
	•	. <b>I.</b> M					
		hits received ir hits received ir					
bit 7-4	1111 = Filter	RX Buffer Writt hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
	•						
		· hits received ir					
bit 3-0		RX Buffer Writt					
bit 5-0	1111 = Filter	hits received ir hits received ir	n RX FIFO bu	uffer			
	•						
	•						
	0001 = Filter	hits received ir	n RX Buffer 1				

#### REGISTER 19-15: CIBUFPNT4: ECAN™ MODULE FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F15BF	<b>?&lt;3:0&gt;</b>			F14B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F13BF	<b>&gt;</b> <3:0>			F12B	P<3:0>	
bit 7							bit (
Legend:							
R = Readabl	e hit	W = Writable	hit	U = Unimplem	ented hit rea	d as 'N'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unk	nown
bit 15-12	1111 = Filter	: RX Buffer Wri hits received ir hits received ir	n RX FIFO bu	Iffer			
	•						
	•						
	•	h:4					
		hits received ir hits received ir					
bit 11-8	1111 = Filter	: RX Buffer Wri hits received ir hits received ir	ו RX FIFO bu	iffer			
	•						
	•						
	•	hite received in					
		hits received in hits received in					
bit 7-4	1111 = Filter	: RX Buffer Wri hits received ir hits received ir	n RX FIFO bu	lffer			
	•						
	•						
		hits received ir hits received ir					
bit 3-0	F12BP<3:0>	: RX Buffer Wri	tten when Fil	ter 12 Hits bits			
		hits received in hits received in		-			
	•						
	•						
		hits received in					
	0000 = Filter	hite received in					

	<u> </u>	1,, 15)					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			SID<	:10:3>			
bit 15							bit
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
	SID<2:0>			EXIDE		EID<1	7:16>
bit 7						·	bit
Legend:							
R = Readabl	e bit	W = Writable		•	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-5	SID<10:0>: S	Standard Identif	ier bits				
	1 = Message	address bit SII	Dx must be '1'	' to match filter			
		address bit SII					
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	EXIDE: Exte	nded Identifier	Enable bit				
	If MIDE = 1:						
				dentifier addres			
	0 = Match on	ly messages w	ith standard ic	lentifier address	ses		
	<u>If MIDE = 0:</u>						
	Ignore EXID						
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0		Extended Ider					
	•	address bit Ell address bit Ell		' to match filter			

# REGISTER 19-17: CiRXFnEID: ECAN<sup>TM</sup> MODULE ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

#### REGISTER 19-18: CiFMSKSEL1: ECAN™ MODULE FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	/-0
F7M	SK<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	
bit 15								bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	/_0
-	SK<1:0>	F2MSł		-	K<1:0>		K<1:0>	-0
bit 7	51(~1.02	1 210131	(\$1.02	1 11/10	N=1.02	1 01013	K=1.02	bit 0
								DILO
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown	
bit 15-14	11 = Reserve 10 = Accepta 01 = Accepta	•: Mask Source ed; do not use ance Mask 2 reg ance Mask 1 reg	gisters contain gisters contain	mask mask				
	-	ince Mask 0 reg	-					
bit 13-12	11 = Reserve	<ul> <li>Mask Source ed; do not use ance Mask 2 reg</li> </ul>						
	01 = Accepta	ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	gisters contain	mask				
bit 11-10		. Mask Source	-					
		ed; do not use						
		ance Mask 2 reg ance Mask 1 reg						
		ance Mask 0 reg						
bit 9-8	F4MSK<1:0>	. Mask Source	e for Filter 4 bi	t				
		ed; do not use	niatoro contain	mook				
	•	ance Mask 2 reg ance Mask 1 reg	-					
		ance Mask 0 reg						
bit 7-6	F3MSK<1:0>	. Mask Source	e for Filter 3 bi	t				
		ed; do not use						
		ance Mask 2 reg ance Mask 1 reg						
		ance Mask 0 reg	-					
bit 5-4	F2MSK<1:0>	-: Mask Source	e for Filter 2 bi	t				
		ed; do not use	vietovo opetoio	maak				
		ance Mask 2 reg ance Mask 1 reg						
		ance Mask 0 reg						
bit 3-2	F1MSK<1:0>	. Mask Source	e for Filter 1 bi	t				
		ed; do not use	vietovo opetoio	maak				
		ance Mask 2 reg ance Mask 1 reg						
	-	ance Mask 0 reg	-					
bit 1-0	F0MSK<1:0>	. Mask Source	e for Filter 0 bi	t				
		ed; do not use						
	10 = Accepta 01 = Accepta	ance Mask 2 reg						

#### REGISTER 19-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	/-0
F15M	SK<1:0>	F14MS	K<1:0>	F13M	SK<1:0>	F12MS	K<1:0>	
bit 15								bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	/-0
F11M	SK<1:0>	F10MS	K<1:0>	F9MS	SK<1:0>	F8MSI	<<1:0>	
bit 7								bit (
Legend:								
R = Readable		W = Writable			mented bit, read			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown	
L:1 4 5 4 4	FAEMOK 4.0		a far Filtar 15	L:4				
bit 15-14		I>: Mask Sourc ed; do not use		DIL				
		ince Mask 2 reg	aisters contair	n mask				
		ince Mask 1 reg						
	00 = Accepta	ince Mask 0 reg	gisters contair	n mask				
bit 13-12		>: Mask Sourc	e for Filter 14	bit				
		ed; do not use	niatora contair	maak				
		ince Mask 2 reg ince Mask 1 reg						
		ince Mask 0 reg						
bit 11-10	F13MSK<1:0	>: Mask Sourc	e for Filter 13	bit				
		ed; do not use						
		nce Mask 2 reg						
		ince Mask 1 reg ince Mask 0 reg						
bit 9-8		>: Mask Sourc	-					
bit 0 0		ed; do not use		bit				
	10 = Accepta	nce Mask 2 reg	gisters contair	n mask				
		ince Mask 1 reg						
	-	ince Mask 0 reg						
bit 7-6		Hask Sourced; do not use	e for Filter 11	bit				
		ince Mask 2 reg	nisters contair	n mask				
		ince Mask 1 reg						
	00 = Accepta	ince Mask 0 reg	gisters contair	n mask				
bit 5-4		>: Mask Sourc	e for Filter 10	bit				
		ed; do not use	viotovo pontoiv	maak				
		ince Mask 2 reg ince Mask 1 reg						
		ince Mask 0 reg						
bit 3-2	-	: Mask Source	-					
	11 = Reserve	ed; do not use						
		ince Mask 2 reg						
		ince Mask 1 reg						
bit 1-0		ince Mask 0 reg	-					
		ed; do not use		L				
		ince Mask 2 reg	aisters contair	n mask				
		ince Mask 1 reg						
	00 = Accepta							

# REGISTER 19-20: CIRXMnSID: ECAN™ MODULE ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			SID	<10:3>			
bit 15							bit 8
<b>D</b> 444	<b>D</b> 444	<b>D</b> 444		<b>D</b> 444		<b>D</b> 44/	<b>D</b> 444
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
	SID<2:0>		_	MIDE		EID<1	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-5	SID<10:0>:	Standard Identif	fier bits				
		bit SIDx in filter o is don't care in f		son			
bit 4	Unimpleme	nted: Read as '	)'				
bit 3	MIDE: Iden	tifier Receive Mo	de bit				
		only message typ	· ·		,		DE bit in filter
		either standard o Filter SID) = (Me		0			
bit 2	Unimpleme	nted: Read as 'o	)'				
bit 1-0	EID<17:16>	: Extended Iden	tifier bits				
	1 = Include	bit EIDx in filter	comparison				
		k is don't care in	C14				

# REGISTER 19-21: CIRXMnEID: ECAN™ TECHNOLOGY ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

#### REGISTER 19-22: CIRXFUL1: ECAN™ MODULE RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL15:RXFUL0:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

#### REGISTER 19-23: CiRXFUL2: ECAN™ MODULE RECEIVE BUFFER FULL REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXFUL31:RXFUL16: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

#### REGISTER 19-24: CiRXOVF1: ECAN™ MODULE RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXOVF15:RXOVF0:** Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

#### REGISTER 19-25: CIRXOVF2: ECAN™ MODULE RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF31:RXOVF16: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

### REGISTER 19-26: CiTRmnCON: ECAN™ MODULE TX/RX BUFFER m CONTROL REGISTER

	(m = 0,	2,4,6; n = 1,3,	5,7)				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>
bit 15							bit 8

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm <sup>(1)</sup>	TXLARBm <sup>(1)</sup>	TXERRm <sup>(1)</sup>	TXREQm	RTRENm	TXmPRI<1:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	See Definition for Bits 7-0, Controls Buffer n
bit 7	TXENm: TX/RX Buffer Selection bit
	1 = Buffer TRBn is a transmit buffer
	0 = Buffer TRBn is a receive buffer
bit 6	TXABTm: Message Aborted bit <sup>(1)</sup>
	1 = Message was aborted
	0 = Message completed transmission successfully
bit 5	TXLARBm: Message Lost Arbitration bit <sup>(1)</sup>
	1 = Message lost arbitration while being sent
	0 = Message did not lose arbitration while being sent
bit 4	<b>TXERRm:</b> Error Detected During Transmission bit <sup>(1)</sup>
	1 = A bus error occurred while the message was being sent
	0 = A bus error did not occur while the message was being sent
bit 3	TXREQm: Message Send Request bit
	Setting this bit to '1' requests sending a message. The bit will automatically clear when the message is successfully sent. Clearing the bit to '0' while set will request a message abort.
bit 2	RTRENm: Auto-Remote Transmit Enable bit
	1 = When a remote transmit is received, TXREQ will be set
	0 = When a remote transmit is received, TXREQ will be unaffected
bit 1-0	TXmPRI<1:0>: Message Transmission Priority bits
	11 = Highest message priority
	10 = High intermediate message priority
	01 = Low intermediate message priority
	00 = Lowest message priority

Note 1: This bit is cleared when TXREQ is set.

	The buffers, SID, lot Special Function		a Field and R	eceive Status re	egisters are sto	ored in DMA RA	M. These are
REGISTER	19-27: CiTRB (n = 0,	nSID: ECAN 1,, 31)	™ MODULE	BUFFER n S	TANDARD II	DENTIFIER	
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—			SID<10:6>		
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		SID<	5:0>			SRR	IDE
bit 7						1	bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clearedx = Bit is unknown			nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-2	SID<10:0>: \$	Standard Identi	fier bits				
bit 1	SRR: Substitu	ute Remote Re	quest bit				
	•	1 = Message will request remote transmission 0 = Normal message					
bit 0	1 = Message	<ul> <li>0 = Normal message</li> <li>IDE: Extended Identifier bit</li> <li>1 = Message will transmit extended identifier</li> <li>0 = Message will transmit standard identifier</li> </ul>					

#### REGISTER 19-28: CiTRBnEID: ECAN<sup>™</sup> MODULE BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0

U-0

—	—	—	—		EID<17:14>			
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			EID	<13:6>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	

R/W-x

R/W-x

R/W-x

R/W-x

bit 15-12 Unimplemented: Read as '0'

U-0

bit 11-0 EID<17:6>: Extended Identifier bits

U-0

#### REGISTER 19-29: CITRBnDLC: ECAN™ MODULE BUFFER n DATA LENGTH CONTROL

(n = 0, 1, ..., 31)

	<b>`</b>	, .,, <b>.</b> . <b>,</b>					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		EID<	5:0>			RTR	RB1
bit 15						·	bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	RB0		DLC	<3:0>	
bit 7	·			·			bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-10 bit 9	RTR: Remote	xtended Identif e Transmission will request ren nessage	Request bit	ssion			

	0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

# REGISTER 19-30: CiTRBnDm: ECAN<sup>TM</sup> MODULE BUFFER n DATA FIELD BYTE m $(n = 0, 1, ..., 31; m = 0, 1, ..., 7)^{(1)}$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	TRBnDm<7:0>						
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-0 TRnDm<7:0>: Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

# REGISTER 19-31: CITRBnSTAT: ECAN<sup>™</sup> MODULE RECEIVE BUFFER n STATUS

	(n = 0,	1,, 31)					
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—			FILHIT<4:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—		—		—
bit 7							bit 0
Legend:							
						(0)	

R = Readable bit	eadable bit W = Writable bit		d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffers) Encodes number of filter that resulted in writing this buffer.
- bit 7-0 Unimplemented: Read as '0'

# 20.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", Section 16. "Analog-to-Digital Converter (ADC)" (DS70183), which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A devices have up to 32 Analog-to-Digital input channels. These devices also have up to 2 Analog-to-Digital converter modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

### 20.1 Key Features

The 10-bit ADC configuration has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- · Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Two result alignment options (signed/unsigned)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the Analog-to-Digital Converter can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device.

A block diagram of the Analog-to-Digital Converter is shown in Figure 20-1.

### 20.2 Analog-to-Digital Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
  - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
  - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
  - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>)
  - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
  - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>)
  - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
  - g) Turn on the ADC module (ADxCON1<15>)
  - Configure ADC interrupt (if required):
  - a) Clear the ADxIF bit

2.


b) Select ADC interrupt priority


### 20.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, the DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.





- Note 1: Refer to Figure 9-2 for the derivation of Fosc when the PLL is enabled. If the PLL is not used, Fosc is equal to the clock source frequency. Tosc = 1/Fosc.
  - 2: See the ADC electrical specifications for exact RC clock value.

### 20.4 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
  - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
  - b) When the CSCNA bit (AD1CON2<10>) is set to '1', determines when the ADC analog scan channel list defined in the AD1CSSL/ AD1CSSH registers starts over from the beginning.
  - c) On devices without a DMA peripheral, determines when ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
- On devices without a DMA module, the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>) and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- On devices with a DMA module, the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
- 5. On devices with two ADC modules, the ADCxPCFG registers for both ADC modules must be set to a logic '1' to configure a target I/O pin as a digital I/O pin. Failure to do so means that any alternate digital input function will always see only a logic '0' as the digital input buffer is held in Disable mode.

#### 20.5 ADC Resources

Many useful resources related to ADC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546061

#### 20.5.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

# 20.6 ADC Control Registers

### **REGISTER 20-1:** ADxCON1: ADCx CONTROL REGISTER 1(where x = 1 or 2)

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	_	ADSIDL	ADDMABM		AD12B	FORM	1<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
						HC,HS	HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE
bit 7							bit 0

Legend:HC = Cleared by hardware		HS = Set by hardware			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	ADON: ADC Operating Mode bit
	1 = ADC module is operating
	0 = ADC module is off
bit 14	Unimplemented: Read as '0'
bit 13	ADSIDL: Stop in Idle Mode bit
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>
bit 12	ADDMABM: DMA Buffer Build Mode bit
	<ul> <li>DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer</li> <li>DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address</li> </ul>
	to the DMA channel, based on the index of the analog input and the size of the DMA buffer
bit 11	Unimplemented: Read as '0'
bit 10	AD12B: 10-Bit or 12-Bit Operation Mode bit
	1 = 12-bit, 1-channel ADC operation
	0 = 10-bit, 4-channel ADC operation
bit 9-8	FORM<1:0>: Data Output Format bits
	For 10-bit operation:
	11 = Reserved
	10 = Reserved
	01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)
	For 12-bit operation:
	11 = Reserved
	10 = Reserved
	01 = Signed Integer (Dout = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (Dout = 0000 dddd dddd dddd)
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
	<ul> <li>111 = Internal counter ends sampling and starts conversion (auto-convert)</li> <li>110 = Reserved</li> <li>101 = Reserved</li> </ul>
	100 = GP timer (Timer5 for ADC1, Timer3 for ADC2) compare ends sampling and starts conversion 011 = Reserved
	<ul> <li>010 = GP timer (Timer3 for ADC1, Timer5 for ADC2) compare ends sampling and starts conversion</li> <li>001 = Active transition on INT0 pin ends sampling and starts conversion</li> <li>000 = Clearing sample bit ends sampling and starts conversion</li> </ul>

#### **REGISTER 20-1:** ADxCON1: ADCx CONTROL REGISTER 1(where x = 1 or 2) (CONTINUED)

bit 4	Unimplemented: Read as '0'
bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS&lt;1:0&gt; = 1x); or Samples CH0 and CH1 simultaneously (when CHPS&lt;1:0&gt; = 01) 0 = Samples multiple channels individually in sequence</pre>
bit 2	ASAM: ADC Sample Auto-Start bit
	<ul> <li>1 = Sampling begins immediately after last conversion. SAMP bit is auto-set</li> <li>0 = Sampling begins when SAMP bit is set</li> </ul>
bit 1	SAMP: ADC Sample Enable bit
	<ul> <li>1 = ADC sample/hold amplifiers are sampling</li> <li>0 = ADC sample/hold amplifiers are holding</li> <li>If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1.</li> <li>If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.</li> </ul>
bit 0	DONE: ADC Conversion Status bit
	<ul> <li>1 = ADC conversion cycle is completed.</li> <li>0 = ADC conversion not started or in progress</li> <li>Automatically set by hardware when analog-to-digital conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.</li> </ul>

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	VCFG<2:0>			_	CSCNA	CHPS	<1:0>			
bit 15							bit			
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
BUFS	—		SMP	<3:0>		BUFM	ALTS			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	e bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	eared	x = Bit is unkn	iown			
bit 15-13	VCFG<2:0>:	Converter Vo	Itage Reference	Configuration	bits					
		VREF+	VREF-							
	000	AVDD	AVss							
	001 Exte	rnal VREF+	AVss							
	010	AVDD	External VREF-							
	011 Exte	rnal VREF+	External VREF-							
	1xx	AVdd	AVss							
bit 12-11	Unimplemen	ted: Read as	·'O'							
bit 10	CSCNA: Sca	n Input Select	tions for CH0+ d	uring Sample	A bit					
	1 = Scan inp	uts								
	0 = Do not se									
bit 9-8			nels Utilized bits							
	When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'									
	1x = Converts CH0, CH1, CH2 and CH3 01 = Converts CH0 and CH1									
	01 = Converts CH0 and CH1 00 = Converts CH0									
bit 7	<b>BUFS:</b> Buffer Fill Status bit (only valid when BUFM = 1)									
	1 = ADC is currently filling second half of buffer, user should access data in first half									
			first half of buffe							
bit 6	Unimplemented: Read as '0'									
bit 5-2	SMPI<3:0>: Selects Increment Rate for DMA Addresses bits or number of sample/conversion operations per interrupt									
	1111 = Increments the DMA address or generates interrupt after completion of every 16th sample									
	conversion operation									
	1110 = Increments the DMA address or generates interrupt after completion of every 15th sample conversion operation									
	•	ersion operati	OII							
	•									
	•									
	0001 = Increments the DMA address or generates interrupt after completion of every 2nd sample/con-									
	version operation 0000 = Increments the DMA address or generates interrupt after completion of every sample/conver sion operation									
bit 1	BUFM: Buffe	-	lect hit							
			f buffer on first ir	terrunt and co	cond half of h	iffer on nevt inte	rrunt			
		-	ffer from the beg				πupt			
bit 0	-	-	ple Mode Selec	-						
		=	-							
	1 = Uses cha	annel input se	lects for Sample	A on first sam	nple and Sampl	e B on next sar	nple			

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADRC					SAMC<4:0>(	1)				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ADCS	<7:0> <b>(2)</b>						
bit 7							bit (			
Legend:										
R = Readable	e bit	W = Writable bi	it	U = Unimplen	nented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	1 = ADC inter	Conversion Cloc nal RC clock ved from systen								
bit 14-13		ted: Read as '0'								
bit 12-8	SAMC<4:0>: Auto Sample Time bits <sup>(1)</sup>									
	11111 = 31 TAD									
	•									
	•									
	• 00001 = 1 TAD									
	00000 <b>= 0</b> TA	D								
bit 7-0	ADCS<7:0>: Analog-to-Digital Conversion Clock Select bits <sup>(2)</sup>									
	11111111 = Reserved									
	•									
	•									
	•									
	01000000 = Reserved 00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = Tad									
	•			101 110						
	•									
	•									
	00000001 =	Тсү · (ADCS<7: Гсү · (ADCS<7: Гсү · (ADCS<7:	0> + 1) = 2	• TCY = TAD						
Note 1: Th	nis bit only used i		> (2200-2)	(0 >) - 111						

#### REGISTER 20-3: ADxCON3: ADCx CONTROL REGISTER 3

#### REGISTER 20-4: ADxCON4: ADCx CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_	—	_	—		DMABL<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
_	_		_	—	CH123N	NB<1:0>	CH123SB				
bit 15					L		bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
_	—	—	—	—	CH123N	VA<1:0>	CH123SA				
bit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unl	known				
bit 15-11	Unimplemen	ted: Read as '	0'								
bit 10-9	CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits										
	When AD12B = 1, CHxNB is: U-0, Unimplemented, Read as '0'										
	<ul> <li>11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11</li> <li>10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8</li> </ul>										
	0x = CH1, CH2, CH3 negative input is VREF-										
bit 8	CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit										
	When AD12B = 1, CHxSB is: U-0, Unimplemented, Read as '0'										
	<ul> <li>1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5</li> <li>0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2</li> </ul>										
	-	-	-	e input is AN1.	CH3 positive ii	nput is AN2					
bit 7-3	-	ted: Read as '									
bit 2-1			•	•	or Sample A bit	S					
		When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0' 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11									
		10 = CH1 negative input is AN9, CH2 negative input is AN7, CH3 negative input is AN8 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8									
		$0_x = CH1, CH2, CH3 negative input is VREF-$									
bit 0	<b>CH123SA:</b> C	hannel 1, 2, 3 F	Positive Input	Select for Sam	ole A bit						
				plemented, Re							
					CH3 positive in						
	0 = CH1 posi	0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2									

### REGISTER 20-5: ADxCHS123: ADCx INPUT CHANNEL 1, 2, 3 SELECT REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB		—			CH0SB<4:0>(1	)	
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA		—			CH0SA<4:0>(1	)	
bit 7							bit 0
Legend:							
R = Readable	e hit	W = Writable t	nit	II = I Inimplen	nented bit, read	l as 'O'	
-n = Value at		'1' = Bit is set	JIL	'0' = Bit is cle		x = Bit is unkr	own
					arcu		
bit 15	CH0NB: Cha	annel 0 Negative	Input Select	for Sample B bi	it		
		0 negative input	-	·			
	0 = Channel	0 negative input	is Vref-				
bit 14-13	Unimplemer	nted: Read as '0	)'				
bit 12-8	CH0SB<4:0;	-: Channel 0 Po	sitive Input Se	elect for Sample	e B bits <sup>(1)</sup>		
		annel 0 positive i					
	11110 <b>= Ch</b> a	annel 0 positive i	input is AN30				
	•						
	•						
	00010 <b>= Ch</b> a	annel 0 positive i	input is AN2				
		annel 0 positive i					
		annel 0 positive i	•				
bit 7		annel 0 Negative	•	for Sample A bi	it		
		0 negative input					
<b>h</b> # C E		0 negative input					
bit 6-5	-	nted: Read as '0			A 1.11. (1)		
bit 4-0		>: Channel 0 Po		elect for Sample	A DIts'		
		annel 0 positive i annel 0 positive i					
	•						
	•						
	•						
		annel 0 positive i annel 0 positive i					

# REGISTER 20-6: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER



R = Readable bit -n = Value at POR		W = Writable bit '1' = Bit is set		0 = Unimpler 0' = Bit is cle	mented bit, rea ared	read as '0' x = Bit is unknown		
Legend:								
bit 7							bit (	
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit 15							bit 8	
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

# REGISTER 20-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH<sup>(1,2)</sup>

bit 15-0 CSS<31:16>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

- **Note 1:** On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
  - **2:** CSSx = ANx, where x = 16 through 31.

# **REGISTER 20-8:** ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW<sup>(1,2)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15				•			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7		·					bit 0
Legend:							
R = Readable bit W = Writable		W = Writable I	bit	U = Unimpler	U = Unimplemented bit, read as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

**Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREF-.

**2:** CSSx = ANx, where x = 0 through 15.

# **REGISTER 20-9:** AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH<sup>(1,2,3,4)</sup>

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 |        |        |        |        |        |        | bit 8  |
|        |        |        |        |        |        |        |        |
| R/W-0  |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PCFG<31:16>: ADC Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
- 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
  - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 high port Configuration register exists.
  - **3:** PCFGx = ANx, where x = 16 through 31.
  - **4:** PCFGx bits will have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

# **REGISTER 20-10:** ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW<sup>(1,2,3,4)</sup>

PCFG15         PCFG14         PCFG13         PCFG12         PCFG11         PCFG10         PCFG9         PCFG8           bit 15         bit 8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 bit 8	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
	bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
  - 2: On devices with 2 analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
  - **3:** PCFGx = ANx, where x = 0 through 15.
  - 4: PCFGx bits will have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

# 21.0 SPECIAL FEATURES

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section "CodeGuard™ Security" 23. (DS70199), Section 24. "Programming and Diagnostics" (DS70207), and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC24HJXXXGPX06A/X08A/X10A devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- In-Circuit Emulation

#### Address Name Bit 7 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 6 Bit 5 RBS<1:0> BSS<2:0> BWRP 0xF80000 FBS SSS<2:0> 0xF80002 FSS RSS<1:0> SWRP 0xF80004 FGS GSS<1:0> GWRP 0xF80006 FOSCSEL Reserved<sup>(2)</sup> FNOSC<2:0> **IESO** 0xF80008 FOSC FCKSM<1:0> OSCIOFNC POSCMD<1:0> \_\_\_\_ PLLKEN<sup>(3)</sup> WDTPOST<3:0> 0xF8000A FWDT FWDTEN WINDIS **WDTPRE** Reserved<sup>(4)</sup> 0xF8000C FPOR FPWRT<2:0> \_\_\_\_ Reserved<sup>(1)</sup> 0xF8000E FICD **JTAGEN** ICS<1:0> 0xF80010 FUID0 User Unit ID Byte 0 0xF80012 FUID1 User Unit ID Byte 1 0xF80014 FUID2 User Unit ID Byte 2 0xF80016 FUID3 User Unit ID Byte 3

# TABLE 21-1: DEVICE CONFIGURATION REGISTER MAP

**Legend:** — = unimplemented bits, read as '0'.

Note 1: These bits are reserved for use by development tools and must be programmed as '1'.

- 2: When read, this bit returns the current programmed value.
- **3:** This bit is unimplemented on PIC24HJ64GPX06A/X08A/X10A and PIC24HJ128GPX06A/X08A/X10A devices and reads as '0'.
- 4: These bits are reserved and always read as '1'.

### © 2009-2012 Microchip Technology Inc.

PIC24HJXXXGPX06A/X08A/X10A devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25.** "**Device Configuration**" (DS70194) of the "*dsPIC33F/PIC24H Family Reference Manual*", for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 21-1.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 21-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

TABLE 21-2:			DESCRIPTION
Bit Field	Register	RTSP Effect	Description
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediate	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment Boot space is 1K IW less VS 110 = Standard security; boot program Flash segment starts at End of VS, ends at 0x0007FE 010 = High security; boot program Flash segment starts at End of VS, ends at 0x0007FE
			Boot space is 4K IW less VS 101 = Standard security; boot program Flash segment starts at End of VS, ends at 0x001FFE 001 = High security; boot program Flash segment starts at End of VS, ends at 0x001FFE
			Boot space is 8K IW less VS 100 = Standard security; boot program Flash segment starts at End of VS, ends at 0x003FFE 000 = High security; boot program Flash segment starts at End of VS, ends at 0x003FFE
RBS<1:0>	FBS	Immediate	Boot Segment RAM Code Protection 11 = No Boot RAM defined 10 = Boot RAM is 128 Bytes 01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes
SWRP	FSS	Immediate	Secure Segment Program Flash Write Protection 1 = Secure segment may be written 0 = Secure segment is write-protected

# TABLE 21-2: CONFIGURATION BITS DESCRIPTION

Bit Field	Register	RTSP Effect	Description
SSS<2:0>	FSS	Immediate	Secure Segment Program Flash Code Protection Size (FOR 128K and 256K DEVICES) x11 = No Secure program Flash segment
			Secure space is 8K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			Secure space is 16K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
			Secure space is 32K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x00FFFE 000 = High security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
			(FOR 64K DEVICES) x11 = No Secure program Flash segment
			Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x001FFE
			Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
			Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE 000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0>	FSS	Immediate	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	Immediate	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard Security; general program Flash segment starts at End of SS, ends at EOM 0x = High Security; general program Flash segment starts at End of ESS, ends at EOM
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected

## TABLE 21-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

TABLE 21-2:	CONFIGUR	A HON BITS	
Bit Field	Register	RTSP Effect	Description
IESO	FOSCSEL	Immediate	Internal External Start-up Option bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Reserved 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	<ul> <li>Watchdog Timer Enable bit</li> <li>1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.)</li> <li>0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
PLLKEN	FWDT	Immediate	PLL Lock Enable bit 1 = Clock switch to PLL source will wait until the PLL lock signal is valid. 0 = Clock switch will not wait for the PLL lock signal.
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •

# TABLE 21-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	RTSP Effect	Description		
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled		
JTAGEN	FICD	Immediate	JTAG Enable bits 1 = JTAG enabled 0 = JTAG disabled		
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved		

#### TABLE 21-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

# 21.2 On-Chip Voltage Regulator


All of the PIC24HJXXXGPX06A/X08A/X10A devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJXXXGPX06A/X08A/X10A family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP pin (Figure 21-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 24-13 of Section 24.1 "DC Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20  $\mu$ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

### FIGURE 21-1: ON-CHIP VOLTAGE REGULATOR CONNECTIONS<sup>(1,2,3)</sup>



# 21.3 Brown-out Reset (BOR)

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

# 21.4 Watchdog Timer (WDT)

For PIC24HJXXXGPX06A/X08A/X10A devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.


The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.



# FIGURE 21-2: WDT BLOCK DIAGRAM

# 21.5 JTAG Interface

PIC24HJXXXGPX06A/X08A/X10A devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

Note: For further information, refer to the dsPIC33F/PIC24H Family Reference Manual", Section 24. "Programming and Diagnostics" (DS70207), which is available from the Microchip web site (www.microchip.com).

# 21.6 Code Protection and CodeGuard<sup>™</sup> Security

The PIC24H product families offer advanced implementation of CodeGuard<sup>™</sup> Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual PIC24H implemented. The following sections provide an overview these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note: For further information, refer to the "dsPIC33F/PIC24H Family Reference Manual", Section 23. "CodeGuard™ Security" (DS70239), which is available from the Microchip web site (www.microchip.com).

# 21.7 In-Circuit Serial Programming Programming Capability

PIC24HJXXXGPX06A/X08A/X10A family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) document for details about ICSP programming capability.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

## 21.8 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- · PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP programming capability connections to MCLR, VDD, VSS and the PGEDx/ PGECx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

# 22.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 22-1shows the general symbols used indescribing the instructions.

The PIC24H instruction set summary in Table 22-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

# TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers $\in$ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None

### TABLE 22-2: INSTRUCTION SET OVERVIEW

© 2009-2012 Microchip Technology Inc.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = Ī	1	1	N,Z
		COM	f,WREG	WREG = Ī	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
	-	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb <u>w</u> ith Ws, with Borrow (Wb – Ws – C)	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
31	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
32	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
33	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
34	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
35	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
36	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
37	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
38	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
39	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
40		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
41	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
42	NEG	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
43	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
44	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
45	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
46	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep

### TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

#### Base Assembly # of # of Status Flags Instr Assembly Syntax Description Mnemonic Words Cycles Affected # 47 Relative Call RCALL RCALL 1 2 None Expr RCALL Computed Call 1 2 None Wn 48 REPEAT REPEAT #lit14 Repeat Next Instruction lit14 + 1 times 1 1 None REPEAT Repeat Next Instruction (Wn) + 1 times 1 1 None Wn 1 1 49 RESET RESET Software device Reset None 50 RETFIE RETFIE Return from interrupt 1 3 (2) None 51 RETLW #lit10,Wn Return with literal in Wn 1 3 (2) None RETLW 52 1 RETURN RETURN Return from Subroutine 3 (2) None 53 RLC RLC f = Rotate Left through Carry f 1 1 C,N,Z f RLC f,WREG WREG = Rotate Left through Carry f 1 1 C,N,Z RLC Ws,Wd Wd = Rotate Left through Carry Ws 1 1 C,N,Z 54 f = Rotate Left (No Carry) f 1 1 N,Z RLNC RUNC f 1 RLNC f,WREG WREG = Rotate Left (No Carry) f 1 N,Z RLNC Ws,Wd Wd = Rotate Left (No Carry) Ws 1 1 N,Z 55 RRC RRC f = Rotate Right through Carry f 1 1 C,N,Z f WREG = Rotate Right through Carry f 1 1 C,N,Z RRC f,WREG RRC Wd = Rotate Right through Carry Ws 1 1 C,N,Z Ws,Wd 56 RRNC RRNC f = Rotate Right (No Carry) f 1 1 N,Z f WREG = Rotate Right (No Carry) f 1 1 N,Z RRNC f,WREG Wd = Rotate Right (No Carry) Ws 1 1 N,Z RRNC Ws,Wd 1 C,N,Z 57 SE SE Ws,Wnd Wnd = sign-extended Ws 1 58 SETM SETM f f = 0xFFFF1 1 None WREG = 0xFFFF 1 1 SETM WREG None Ws = 0xFFFF 1 SETM Ws 1 None 59 SL SL f f = Left Shift f 1 1 C,N,OV,Z SL f,WREG WREG = Left Shift f 1 1 C,N,OV,Z Wd = Left Shift Ws 1 1 C,N,OV,Z SL Ws,Wd Wnd = Left Shift Wb by Wns 1 1 SL N.Z Wb, Wns, Wnd SL Wb,#lit5,Wnd Wnd = Left Shift Wb by lit5 1 1 N,Z 60 SUB SUB f = f – WREG 1 1 C,DC,N,OV,Z f WREG = f - WREG 1 1 C,DC,N,OV,Z SUB f,WREG Wn = Wn - lit10SUB #lit10,Wn 1 1 C,DC,N,OV,Z SUB Wb,Ws,Wd Wd = Wb - Ws1 1 C,DC,N,OV,Z Wd = Wb - lit5 1 1 C,DC,N,OV,Z SUB Wb,#lit5,Wd 61 SUBB $f = f - WREG - (\overline{C})$ C,DC,N,OV,Z 1 1 SUBB f WREG = $f - WREG - (\overline{C})$ 1 SUBB f,WREG 1 C,DC,N,OV,Z $Wn = Wn - lit10 - (\overline{C})$ 1 C,DC,N,OV,Z 1 SUBB #lit10,Wn SUBB $Wd = Wb - Ws - (\overline{C})$ 1 1 C,DC,N,OV,Z Wb,Ws,Wd SUBB Wb,#lit5,Wd $Wd = Wb - lit5 - (\overline{C})$ 1 1 C,DC,N,OV,Z 62 SUBR f = WREG - f 1 1 C,DC,N,OV,Z SUBR f WREG = WREG - f 1 1 C,DC,N,OV,Z SUBR f,WREG SUBR Wb,Ws,Wd Wd = Ws - Wb 1 1 C,DC,N,OV,Z Wd = lit5 - Wb1 1 C,DC,N,OV,Z SUBR Wb, #lit5, Wd 63 SUBBR $f = WREG - f - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBBR f WREG = WREG - f - $(\overline{C})$ 1 SUBBR f,WREG 1 C,DC,N,OV,Z $Wd = Ws - Wb - (\overline{C})$ 1 1 C,DC,N,OV,Z SUBBR Wb.Ws.Wd $Wd = lit5 - Wb - (\overline{C})$ 1 C,DC,N,OV,Z SUBBR Wb,#lit5,Wd 1 64 1 SWAP SWAP.b Wn Wn = nibble swap Wn 1 None SWAP Wn = byte swap Wn 1 1 None Wn 1 2 65 Read Prog<23:16> to Wd<7:0> TBLRDH TBLRDH Ws,Wd None

# TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
67	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
68	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
69	ULNK	ULNK		Unlink Frame Pointer	1	1	None
70	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
71	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

# TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

# 23.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C<sup>®</sup> for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

# 23.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

# 23.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

# 23.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

# 23.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

# 23.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 23.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

# 23.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

# 23.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

# 23.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 23.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

# 23.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows<sup>®</sup> programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC<sup>®</sup> microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

# 23.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

# 23.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJXXXGPX06A/X08A/X10A electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJXXXGPX06A/X08A/X10A family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

# **Absolute Maximum Ratings**

# (See Note 1)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(4)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(4)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to VSS when VDD < 3.0V <sup>(4)</sup>	0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin <sup>(2)</sup>	250 mA
Maximum current sourced/sunk by any 2x I/O pin <sup>(3)</sup>	8 mA
Maximum current sourced/sunk by any 4x I/O pin <sup>(3)</sup>	15 mA
Maximum current sourced/sunk by any 8x I/O pin <sup>(3)</sup>	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports <sup>(2)</sup>	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - **2:** Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).
  - Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
  - 4: See the "Pin Diagrams" section for 5V tolerant pins.

# 24.1 DC Characteristics

Characteristic	VDD Range	Temp Range	Max MIPS
Characteristic	(in Volts)	(in °C)	PIC24HJXXXGPX06A/X08A/X10A
	VBOR-3.6V <sup>(1)</sup>	-40°C to +85°C	40
_	VBOR-3.6V <sup>(1)</sup>	-40°C to +125°C	40

#### TABLE 24-1: OPERATING MIPS VS. VOLTAGE

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 24-11 for the minimum and maximum BOR values.

# TABLE 24-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+150	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD		PINT + PI/0	)	W
I/O Pin Power Dissipation: I/O = $\Sigma$ ({VDD - VOH} x IOH) + $\Sigma$ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	A	W

# TABLE 24-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θja	40		°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θja	40	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θja	28	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min Typ <sup>(1)</sup> Max Units Conditions							
Operating Voltage										
DC10	Supply Voltage									
	Vdd		3.0		3.6	V	Industrial and Extended			
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	1.8	_		V	_			
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_			
DC17	SVDD	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s			

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

# TABLE 24-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Parameter No. <sup>(3)</sup>	Typical <sup>(2)</sup>	Max	Units	Conditions						
Operating Cur	rent (IDD) <sup>(1)</sup>									
DC20d	27	30	mA	-40°C						
DC20a	27	30	mA	+25°C	3.3V					
DC20b	27	30	mA	+85°C	3.3V	10 MIPS				
DC20c	27	35	mA	+125°C						
DC21d	36	40	mA	-40°C						
DC21a	37	40	mA	+25°C	3.3V					
DC21b	38	45	mA	+85°C	3.3V	16 MIPS				
DC21c	39	45	mA	+125°C						
DC22d	43	50	mA	-40°C						
DC22a	46	50	mA	+25°C	2.21/					
DC22b	46	55	mA	+85°C	- 3.3V	20 MIPS				
DC22c	47	55	mA	+125°C						
DC23d	65	70	mA	-40°C						
DC23a	65	70	mA	+25°C	2.21/					
DC23b	65	70	mA	+85°C	- 3.3V	30 MIPS				
DC23c	65	70	mA	+125°C	7					
DC24d	84	90	mA	-40°C						
DC24a	84	90	mA	+25°C	2.37					
DC24b	84	90	mA	+85°C	- 3.3V	40 MIPS				
DC24c	84	90	mA	+125°C	7					

**Note 1:** IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing while(1) statement
- · JTAG is disabled
- 2: These parameters are characterized but not tested in manufacturing.
- 3: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Parameter No. <sup>(3)</sup>	Typical <sup>(2)</sup>	Max	Units	Conditions							
Idle Current (li	DLE): Core OF	F Clock ON	Base Curren	t <sup>(1)</sup>							
DC40d	3	25	mA	-40°C							
DC40a	3	25	mA	+25°C		10 MIPS					
DC40b	3	25	mA	+85°C	3.3V	10 101195					
DC40c	3	25	mA	+125°C							
DC41d	4	25	mA	-40°C							
DC41a	5	25	mA	+25°C	- 3.3V	16 MIPS					
DC41b	6	25	mA	+85°C	5.5V	10 1011-5					
DC41c	6	25	mA	+125°C							
DC42d	8	25	mA	-40°C		20 MIPS					
DC42a	9	25	mA	+25°C	3.3V						
DC42b	10	25	mA	+85°C	5.5V	20 1011-3					
DC42c	10	25	mA	+125°C							
DC43a	15	25	mA	+25°C							
DC43d	15	25	mA	-40°C	- 3.3V	30 MIPS					
DC43b	15	25	mA	+85°C	5.5V	30 WIF 3					
DC43c	15	25	mA	+125°C							
DC44d	16	25	mA	-40°C							
DC44a	16	25	mA	+25°C	- 3.3V						
DC44b	16	25	mA	+85°C	3.3V	40 MIPS					
DC44c	16	25	mA	+125°C	]						

### TABLE 24-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Base IIDLE current is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)</li>

- · CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled

• No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)

- JTAG is disabled
- **2:** These parameters are characterized but not tested in manufacturing.
- 3: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

# TABLE 24-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACI	ERISTICS		(unless oth	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No. <sup>(3)</sup>	Typical <sup>(2)</sup>	Max	Units	Units Conditions						
Power-Down	Current (IPD) <sup>(</sup>	1)								
DC60d	50	200	μA	-40°C						
DC60a	50	200	μA	+25°C	2.01/	Base Power-Down Current <sup>(3)</sup>				
DC60b	200	500	μΑ	+85°C	3.3V	Base Power-Down Currents?				
DC60c	600	1000	μΑ	+125°C						
DC61d	8	13	μA	-40°C						
DC61a	10	15	μA	+25°C	2.21/	Watabdag Timor Current: Alwor(3)				
DC61b	12	20	μA	+85°C	3.3V	Watchdog Timer Current: ∆IwDT <sup>(3)</sup>				
DC61c	13	25	μΑ	+125°C						

Note 1: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled, all peripheral modules except the ADC are disabled (PMDx bits are all '1's). The following ADC settings are enabled for each ADC module (ADCx) prior to executing the PWRSAV instruction: ADON = 1, VCFG = 1, AD12B = 1 and ADxMD = 0.
- VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- RTCC is disabled.
- JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.

DC CHARACTER	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Parameter No. Typical <sup>(2)</sup> Max			Doze Ratio	Units		Conditions		
Doze Current (IDC	2E) <sup>(1)</sup>							
DC73a	11	35	1:2	mA				
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	11	30	1:128	mA				
DC70a	42	50	1:2	mA			40 MIPS	
DC70f	26	30	1:64	mA	+25°C	3.3V		
DC70g	25	30	1:128	mA				
DC71a	41	50	1:2	mA				
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS	
DC71g	24	30	1:128	mA				
DC72a	42	50	1:2	mA				
DC72f	26	30	1:64	mA	+125°C	3.3V	40 MIPS	
DC72g	25	30	1:128	mA				

# TABLE 24-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

**Note 1:** IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail with overshoot/undershoot < 250 mV</li>
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing while(1) statement
- · JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O pins	Vss	—	0.2 VDD	V			
DI15		MCLR	Vss	—	0.2 VDD	V			
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 VDD	V			
DI18		I/O Pins with I <sup>2</sup> C	Vss	_	0.3 VDD	V	SMBus disabled		
DI19		I/O Pins with I <sup>2</sup> C	Vss	—	0.8 V	V	SMBus enabled		
	Vih	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant <sup>(4)</sup> I/O Pins 5V Tolerant <sup>(4)</sup>	0.7 Vdd 0.7 Vdd	_	Vdd 5.5	V V			
DI28		SDAx, SCLx	0.7 Vdd	_	5.5	V	SMBus disabled		
DI29		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled		
	ICNPU	CNx Pull-up Current							
DI30			50	250	400	μΑ	VDD = 3.3V, VPIN = VSS		
	lı∟	Input Leakage Current <sup>(2,3)</sup>							
DI50		I/O Pins 5V Tolerant <sup>(4)</sup>	_	—	±2	μA	$Vss \le VPIN \le VDD$ , Pin at high-impedance		
DI51		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	—	±1	μΑ	$\label{eq:VSS} \begin{array}{l} VSS \leq \mbox{ VPIN} \leq \mbox{ VDD}, \\ \mbox{Pin at high-impedance}, \\ -40^{\circ}C \leq \mbox{ Ta} \leq \mbox{ +85}^{\circ}C \end{array}$		
DI51a		I/O Pins Not 5V Tolerant <sup>(4)</sup>	—	—	±2	μA	Shared with external reference pins, -40°C $\leq$ TA $\leq$ +85°C		
DI51b		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	—	±3.5	μA	$Vss \le VPIN \le VDD$ , Pin at high-impedance, -40°C \le TA \le +125°C		
DI51c		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	—	±8	μA	Analog pins shared with external reference pins, -40°C ≤ Ta ≤ +125°C		
DI55		MCLR	—	—	±2	μA	$Vss \le Vpin \le Vdd$		
DI56		OSC1	—	—	±2	μA	$Vss \le VPIN \le VDD, XT and HS modes$		

# TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Conditions		
DI60a	licl	Input Low Injection Current	0	_	<sub>-5</sub> (5,8)	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, VcAP, SOSCI, SOSCO, and RB11	
DI60b	ІІСН	Input High Injection Current	0	_	+5(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB11, and all 5V tolerant pins <sup>(7)</sup>	
DI60c	Σ IICT	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(9)</sup>	_	+20 <sup>(9)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT	

# TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	IOL $\leq$ 3 mA, VDD = 3.3V	
DO10	Vol	<b>Output Low Voltage</b> I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	V	IOL $\leq$ 6 mA, VDD = 3.3V	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	IOL $\leq$ 10 mA, VDD = 3.3V	
	Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	$IOL \ge -3$ mA, VDD = 3.3V	
DO20		RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	$IOL \ge -6$ mA, VDD = 3.3V	
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	IOL $\ge$ -10 mA, VDD = 3.3V	
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -6 mA, VDD = 3.3V See <b>Note 1</b>	
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_	_	V	IOH ≥ -5 mA, VDD = 3.3V See <b>Note 1</b>	
			3.0	_	_		$\label{eq:IOH} \begin{array}{l} \mbox{IOH} \geq -2 \mbox{ mA, VDD} = 3.3 V \\ \mbox{See Note 1} \end{array}$	
		<b>Output High Voltage</b> 4x Source Driver Pins - RA2, RA3,	1.5	_	_		IOH ≥ -12 mA, VDD = 3.3V See <b>Note 1</b>	
DO20A	Voн1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0	-	_	V	IOH ≥ -11 mA, VDD = 3.3V See <b>Note 1</b>	
			3.0	_	_		$\label{eq:IOH} \begin{array}{l} \mbox{IOH} \geq -3 \mbox{ mA, VDD} = 3.3 V \\ \mbox{See Note 1} \end{array}$	
		Output High Voltage 8x Source Driver Pins - OSC2,	1.5	_	_		IOH ≥ -16 mA, VDD = 3.3V See <b>Note 1</b>	
		CLKO, RC15	2.0			V	IOH ≥ -12 mA, VDD = 3.3V See <b>Note 1</b>	
			3.0				IOH ≥ -4 mA, VDD = 3.3V See <b>Note 1</b>	

### TABLE 24-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Parameters are characterized, but not tested.

## TABLE 24-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param.	Symbol	Characteristic <sup>(1)</sup>		Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Units	Conditions	
BO10	VBOR	BOR Event on VDD transition high-to-low		2.40	_	2.55	V	Vdd	
Noto 1:	Note 1: Decemptors are for design guidance only and are not tested in manufacturing								

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

### TABLE 24-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	DC CHARACTERISTICS				ating Co ise state erature	nditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	—	—	E/W		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмın = Minimum operating voltage	
D132b	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vмın = Minimum operating voltage	
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	—	10	—	mA		
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, TA = +85°C, See <b>Note 2</b>	
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, TA = +150°C, See <b>Note 2</b>	
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See <b>Note 2</b>	
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +150°C, See <b>Note 2</b>	
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C, See <b>Note 2</b>	
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +150°C, See <b>Note 2</b>	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

#### TABLE 24-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

(unless o	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
CEFC External Filter Capacitor Value				10	1	μF	Capacitor must be low series resistance (< 5 Ohms)		


# 24.2 AC Characteristics and Timing Parameters

This section defines PIC24HJXXXGPX06A/X08A/ X10A AC characteristics and timing parameters.

# TABLE 24-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC


	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)			
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
	$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
	Operating voltage VDD range as described in Table 24-1.			

## FIGURE 24-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



# TABLE 24-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	_		50	pF	EC mode
DO58	Св	SCLx, SDAx	_		400	pF	In l <sup>2</sup> C™ mode



AC CHA	ARACTER	RISTICS	Standard Ope (unless other Operating tem	vise state		+85°C1	
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC		40	MHz	EC
		Oscillator Crystal Frequency	3.5 10		10 40 33	MHz MHz kHz	XT HS SOSC
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns	—
OS25	TCY	Instruction Cycle Time <sup>(2)</sup>	25		DC	ns	—
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	_	0.625 x Tosc	ns	EC
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	_	20	ns	EC
OS40	TckR	CLKO Rise Time <sup>(3)</sup>		5.2		ns	—
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	_	5.2	—	ns	—
OS42	Gм	External Oscillator Transconductance <sup>(4)</sup>	14	16	18	mA/V	VDD = 3.3V TA = +25°C

## TABLE 24-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

## TABLE 24-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

АС СНА	RACTERI	STICS			ure -40°	$C \le TA \le$	+85°C f	(unless otherwise stated) for Industrial for Extended
Param No. Symbol Characterist			stic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range <sup>(2)</sup>		0.8	_	8	MHz	ECPLL, HSPLL, XTPLL modes
OS51	Fsys	On-Chip VCO Syster Frequency	n	100	_	200	MHz	_
OS52	TLOCK	PLL Start-up Time (L	ock Time)	0.9	1.5	3.1	mS	—
OS53	DCLK	CLKO Stability (Jitter	.)	-3	0.5	3	%	Measured over 100 ms period

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time base or communication clocks used by peripherals use the formula:

Peripheral Clock Jitter = DCLK /  $\sqrt{(Fosc/Peripheral bit rate clock)}$ 

Example Only: Fosc = 80 MHz, DCLK = 3%, SPI bit rate clock, (i.e. SCK), is 5 MHz

SPI SCK Jitter = [ DCLK / \(\lambda(80 MHz/5 MHz))] = [3\(\lambda / 16] = [3\(\lambda / 4] = 0.75\)

## TABLE 24-18: AC CHARACTERISTICS: INTERNAL FRC ACCURACY


AC CHA	RACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Min	Тур	Max	Units	ions			
	Internal FRC Accuracy @	9 7.3728	MHz <sup>(1)</sup>						
F20a	FRC	-2	_	+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C \qquad VDD = 3.0-3.6V$			
F20b	FRC	-5	_	+5	%	$-40^\circ C \le T A \le +125^\circ C$	VDD = 3.0-3.6V		


**Note 1:** Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

#### TABLE 24-19: INTERNAL LPRC ACCURACY

AC CH	ARACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Characteristic	Min	Тур	Max	Units	Condit	tions	
	LPRC @ 32.768 kHz <sup>(1)</sup>							
F21a	LPRC	-30	_	+30	%	$-40^{\circ}C \le TA \le +85^{\circ}C$ —		
F21b	LPRC	-35 — +35 % -40°C $\leq$ TA $\leq$ +125°C —						


**Note 1:** Change of LPRC frequency as VDD changes.





AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Character	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
DO31	TioR	Port Output Rise Tim	e		10	25	ns		
DO32	TIOF	Port Output Fall Time	9		10	25	ns	—	
DI35	TINP	INTx Pin High or Low Time (input)		20	_	_	ns	—	
DI40	TRBP	CNx High or Low Tim	2	_	_	TCY	_		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.



## FIGURE 24-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS


## TABLE 24-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	(unles	ard Operatin s otherwise ting temperation	<b>stated)</b> ture -4	40°C ≤ 「	<b>3.0V to 3.6V</b> TA $\leq$ +85°C for Industrial A $\leq$ +125°C for Extended
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Conditions	
SY10	ТмсL	MCLR Pulse Width (low)	2	_		μS	-40°C to +85°C
SY11	Tpwrt	Power-up Timer Period	_	2 4 8 16 32 64 128	_	ms	-40°C to +85°C User programmable
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS	_
SY20	Twdt1	Watchdog Timer Time-out Period	_	_	—	—	See Section 21.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 24-19)
SY30	Тоѕт	Oscillator Start-up Timer Period	—	1024 Tosc		—	Tosc = OSC1 period
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μS	-40°C to +85°C

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

## FIGURE 24-5: TIMER1, 2, 3, 4, 5, 6, 7, 8 AND 9 EXTERNAL CLOCK TIMING CHARACTERISTICS



АС СНА	RACTERIST	ICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler		Тсү + 20		—	ns	Must also meet parameter TA15	
			Synchro with pre		(Tcy + 20)/N		—	ns		
			Asynchr	ronous	20	_	—	ns		
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler		(Tcy + 20)/N	_	_	ns	Must also meet parameter TA15	
			Synchronous, with prescaler		20		—	ns	N = prescale value	
			Asynchr	onous	20		—	ns	(1,8,64,256)	
TA15	ΤτχΡ	TxCK Input Period	Synchro no prese		2Tcy + 40		—	ns	_	
			Synchro with pre		Greater of: 40 ns or (2TCY + 40)/ N		_	_	N = prescale value (1, 8, 64, 256)	
			Asynchr	onous	40	_	_	ns		
OS60	Ft1	SOSC1/T1CK Osci frequency Range ( enabled by setting (T1CON<1>))	lator Input scillator		DC	_	50	kHz	_	
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.75Tcy+40	_	1.75Tcy +40	ns	_	

## TABLE 24-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

**Note 1:** Timer1 is a Type A.

AC CH	ARACTERIST	<b>FICS</b>		(unles	ard Operating C s otherwise stat ing temperature	t <b>ed)</b> -40°C	ns: 3.0V to 3.6V C ≤ TA ≤ +85°C C ≤ TA ≤ +125°C	for Indu	
Param No.	Symbol	Charac	cteristic <sup>(1)</sup>	)	Min	Тур	Мах	Units	Conditions
TB10	TtxH	TxCK High Time	Synchron mode	nous	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
TB11	TtxL	TxCK Low Time	Synchron mode	nous	Greater of: 20 or (Tcy + 20)/N	_		ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
TB15	TtxP	TxCK Input Period	Synchroi mode	nous	Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = prescale value (1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from E Clock Edge t ment			0.75 Tcy + 40		1.75 Tcy + 40	ns	—

## TABLE 24-23: TIMER2, 4, 6 AND 8 EXTERNAL CLOCK TIMING REQUIREMENTS


Note 1: These parameters are characterized, but are not tested in manufacturing.

#### TABLE 24-24: TIMER3, 5, 7 AND 9 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	ARACTERIS	TICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No. Symbol Characteristic <sup>(1)</sup>					Min	Тур	Мах	Units	Conditions
TC10	TtxH	TxCK High Time	Synchro	nous	Tcy + 20	_	_	ns	Must also meet parameter TC15
TC11	TtxL	TxCK Low Time	Synchro	nous	Tcy + 20	_	—	ns	Must also meet parameter TC15
TC15	TtxP	TxCK Input Period	Synchro with pres		2 Tcy + 40	_	—	ns	N = prescale value (1, 8, 64, 256)
TC20	TCKEXTMRL	Delay from Exte Clock Edge to T ment			0.75 Tcy + 40		1.75 Tcy + 40	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

## FIGURE 24-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




## TABLE 24-25: INPUT CAPTURE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	(unless otherwise	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characte	ristic <sup>(1)</sup>	Min	Мах	Units	Conditions				
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	_				
			With Prescaler	10	_	ns					
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—				
			With Prescaler	10	_	ns					
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)				

**Note 1:** These parameters are characterized but not tested in manufacturing.


## FIGURE 24-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



#### TABLE 24-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	ARACTER	ISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions						
OC10	TccF	OCx Output Fall Time	— — ns See parameter D032						
OC11	TccR	OCx Output Rise Time	— — ns See parameter D031						

Note 1: These parameters are characterized but not tested in manufacturing.



## TABLE 24-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS


AC CHAF	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change	_	_	Tcy+20	ns	_	
OC20	TFLT	Fault Input Pulse-Width	Tcy+20 — — ns —					

**Note 1:** These parameters are characterized but not tested in manufacturing.

## TABLE 24-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARAG	CTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
15 MHz	Table 24-29	—	—	0,1	0,1	0,1		
10 MHz	—	Table 24-30	—	1	0,1	1		
10 MHz	—	Table 24-31	_	0	0,1	1		
15 MHz	—	—	Table 24-32	1	0	0		
11 MHz	_	_	Table 24-33	1	1	0		
15 MHz	_	_	Table 24-34	0	1	0		
11 MHz			Table 24-35	0	0	0		

## FIGURE 24-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS








TABLE 24-29:	: SPIx MASTER MODE (HALF-DUPLE)	(, TRANSMIT ONLY) TIMING REQUIREMENTS
--------------	---------------------------------	---------------------------------------


AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max Units Conditions					
SP10	TscP	Maximum SCK Frequency	—	_	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	-	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	-	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.



## FIGURE 24-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING CHARACTERISTICS

## TABLE 24-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING<br/>REQUIREMENTS


АС СНА	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					°C ≤ Ta ≤			
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Conditions				
SP10	TscP	Maximum SCK Frequency	—	_	10	MHz	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and <b>Note 4</b>		
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and <b>Note 4</b>		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	-	ns	—		

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.





## TABLE 24-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING<br/>REQUIREMENTS

АС СНА	RACTERIST	ICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max Units Condition					
SP10	TscP	Maximum SCK Frequency	_	-	10	MHz	-40°C to +125°C and see Note 3	
SP20	TscF	SCKx Output Fall Time	_	—	—	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and <b>Note 4</b>	
SP30	TdoF	SDOx Data Output Fall Time	_	-	_	ns	See parameter DO32 and <b>Note 4</b>	
SP31	TdoR	SDOx Data Output Rise Time	_	-	_	ns	See parameter DO31 and <b>Note 4</b>	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	_	


**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.

## FIGURE 24-13: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS



## TABLE 24-32:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING<br/>REQUIREMENTS


АС СНА	AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency			15	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—		_	ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_			ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	_	-	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	_	_	ns	—		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	_	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—		50	ns	—		


**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.





## TABLE 24-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—		_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120		_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	_	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—	_	ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	—	50	ns	—	

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

**4:** Assumes 50 pF load on all SPIx pins.



## FIGURE 24-15: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

## TABLE 24-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—	_	15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	_		ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	_	_	-	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	_	-	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	_	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—		ns	See Note 4	


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

**4:** Assumes 50 pF load on all SPIx pins.





## TABLE 24-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	_	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40			ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

**4:** Assumes 50 pF load on all SPIx pins.







AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Charac	eristic	Min <sup>(1)</sup>	Max	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μS	_	
			400 kHz mode	Tcy/2 (BRG + 1)		μS	—	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μS	—	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)		μs	—	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)		μs	—	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode <sup>(2)</sup>	_	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from 10 to 400 pF	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns		
			1 MHz mode <sup>(2)</sup>	_	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_	
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode <sup>(2)</sup>	40	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs	—	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode <sup>(2)</sup>	0.2	_	μS		
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)		μS	Only relevant for	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	Repeated Start	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)		μS	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)		μS	After this period the	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	first clock pulse is	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μS	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	—	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μS		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	—	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	—	
		From Clock	400 kHz mode	_	1000	ns	—	
			1 MHz mode <sup>(2)</sup>	—	400	ns	—	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be	
			400 kHz mode	1.3	_	μs	free before a new	
			1 MHz mode <sup>(2)</sup>	0.5		μs	transmission can start	
IM50	Св	Bus Capacitive L	bading	—	400	pF	—	
IM51	TPGD	Pulse Gobbler De		65	390	ns	See Note 3	

## TABLE 24-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I<sup>2</sup>C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195) in the "*PIC24H Family Reference Manual*". Please see the Microchip web site (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.

# FIGURE 24-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)






AC CHA	RACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode <sup>(1)</sup>	0.5		μS	_		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode <sup>(1)</sup>	0.5		μS	_		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode <sup>(1)</sup>	—	100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode <sup>(1)</sup>	—	300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	—		
		Setup Time	400 kHz mode	100		ns			
			1 MHz mode <sup>(1)</sup>	100		ns			
IS26	THD:DAT	Data Input	100 kHz mode	0		μS	_		
		Hold Time	400 kHz mode	0	0.9	μS			
			1 MHz mode <sup>(1)</sup>	0	0.3	μS			
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeated		
		Setup Time	400 kHz mode	0.6		μS	Start condition		
			1 MHz mode <sup>(1)</sup>	0.25		μS			
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first		
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated		
			1 MHz mode <sup>(1)</sup>	0.25		μS			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS	_		
		Setup Time	400 kHz mode	0.6		μS			
			1 MHz mode <sup>(1)</sup>	0.6		μS			
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns	_		
		Hold Time	400 kHz mode	600		ns			
			1 MHz mode <sup>(1)</sup>	250		ns			
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	_		
		From Clock	400 kHz mode	0	1000	ns			
			1 MHz mode <sup>(1)</sup>	0	350	ns	1		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free		
			400 kHz mode	1.3	_	μS	before a new transmission		
			1 MHz mode <sup>(1)</sup>	0.5	_	μS	can start		
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_		

## TABLE 24-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

## FIGURE 24-21: ECAN™ MODULE I/O TIMING CHARACTERISTICS



#### TABLE 24-38: ECAN™ MODULE I/O TIMING REQUIREMENTS

AC CHARA	AC CHARACTERISTICS			$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $			
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max Units Conditions				
CA10	TioF	Port Output Fall Time	_		_	ns	See parameter D032
CA11	TioR	Port Output Rise Time	—	_	_	ns	See parameter D031
CA20	Tcwf	Pulse-Width to Trigger CAN Wake-up Filter	120	—		ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CH	ARACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbo I	Characteristic	Min.	Тур	Max.	Units	Conditions
			Device	Supply	/		
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V	_
			Referen	ce Inpu	ts		
AD05	Vrefh	Reference Voltage High	AVss + 2.5	_	AVdd	V	
AD05a			3.0		3.6	V	Vrefh = AVdd Vrefl = AVss = 0
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.5	V	
AD06a			0		0	V	Vrefh = AVdd Vrefl = AVss = 0
AD07	Vref	Absolute Reference Voltage	2.5	_	3.6	V	VREF = VREFH - VREFL
AD08	IREF	Current Drain	_		10	μA	ADC off
AD08a	IAD	Operating Current	_	7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See <b>Note 1</b> 12-bit ADC mode, See <b>Note 1</b>
			Analo	g Input			
AD12	VINH	Input Voltage Range VINH	Vinl	_	VREFH	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input
AD13	VINL	Input Voltage Range VINL	VREFL	_	AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input
AD17	Rin	Recommended Imped- ance of Analog Voltage Source		_	200 200	$\Omega \Omega$	10-bit ADC 12-bit ADC

## TABLE 24-39: ADC MODULE SPECIFICATIONS

**Note 1:** These parameters are not characterized or tested in manufacturing.

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-	
AD20a	Nr	Resolution	1:	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2	-	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22a	DNL	Differential Nonlinearity	>-1	>-1 — <1		LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23a	Gerr	Gain Error	_	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24a	EOFF	Offset Error	_	0.9	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25a	—	Monotonicity	—			—	Guaranteed	
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with i	nternal	VREF+/VREF-	
AD20a	Nr	Resolution	1	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22a	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD23a	Gerr	Gain Error	—	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD24a	EOFF	Offset Error	—	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25a	—	Monotonicity	—		—	—	Guaranteed	
		Dynamic	Performa	ance (12	-bit Mod	e)		
AD30a	THD	Total Harmonic Distortion	—	—	-75	dB	—	
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5		dB	_	
AD32a	SFDR	Spurious Free Dynamic Range	80	—	_	dB	_	
AD33a	Fnyq	Input Signal Bandwidth			250	kHz	—	
AD34a	ENOB	Effective Number of Bits	11.09	11.3	_	bits		


## TABLE 24-40: ADC MODULE SPECIFICATIONS (12-BIT MODE)<sup>(1)</sup>

Note 1: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts (i.e., VIH source > (VDD + 0.3) or VIL source < (VSS - 0.3)).

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-		
AD20b	Nr	Resolution	1	0 data bi	its	bits			
AD21b	INL	Integral Nonlinearity	-1.5	-	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1	>-1 — <1		LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23b	Gerr	Gain Error	_	— 3 6		LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24b	EOFF	Offset Error	—	— 2 5		LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25b	—	Monotonicity	—	—	—	_	Guaranteed		
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	its with i	nternal V	VREF+/VREF-		
AD20b	Nr	Resolution	1	0 data bi	its	bits			
AD21b	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23b	Gerr	Gain Error		7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24b	EOFF	Offset Error		3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25b	—	Monotonicity					Guaranteed		
		Dynamic	Performa	ance (10	-bit Mod	e)			
AD30b	THD	Total Harmonic Distortion	<u> </u>		-64	dB	_		
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	—	dB	—		
AD32b	SFDR	Spurious Free Dynamic Range	72		—	dB	_		
AD33b	Fnyq	Input Signal Bandwidth			550	kHz	_		
AD34b	ENOB	Effective Number of Bits	9.16	9.4	_	bits			

## TABLE 24-41: ADC MODULE SPECIFICATIONS (10-BIT MODE)<sup>(1)</sup>

Note 1: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts (i.e., VIH source > (VDD + 0.3) or VIL source < (VSS - 0.3)).




AC CHA		STICS					<pre>V to 3.6V </pre> 485°C for Industrial  125°C for Extended	
Param No.	Symbol	Characteristic	Min.	Тур <sup>(2)</sup>	Conditions			
	•	Clock	Paramete	ers <sup>(1)</sup>				
AD50	Tad	ADC Clock Period	117.6			ns	—	
AD51	tRC	ADC Internal RC Oscillator Period		250	_	ns	—	
		Con	version R	ate				
AD55	<b>t</b> CONV	Conversion Time		14 Tad		ns	—	
AD56	FCNV	Throughput Rate			500	ksps	—	
AD57	TSAMP	Sample Time	3 Tad	_		_	—	
		Timin	ng Parameters					
AD60	tPCS	Conversion Start from Sample Trigger <sup>(2)</sup>	2.0 TAD	_	3.0 Tad	_	Auto convert trigger not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit <sup>(2)</sup>	2.0 TAD	_	3.0 Tad	—	—	
AD62	tcss	Conversion Completion to Sample Start (ASAM = $1$ ) <sup>(2)</sup>	—	0.5 Tad	—	_	—	
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(2,3)</sup>			20	μs		

## TABLE 24-42: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS


**Note 1:** Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

**2:** These parameters are characterized but not tested in manufacturing.

**3:** tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.



## FIGURE 24-24: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



AC CH	ARACTE	RISTICS	(unless		<b>e stated)</b> ature -4				
Param No.	Symbol	Characteristic	Min.	Тур <sup>(1)</sup>	Max.	Units	Conditions		
		Cloc	k Parame	ters					
AD50	TAD	ADC Clock Period	76		—	ns	—		
AD51	tRC	ADC Internal RC Oscillator Period	_	250	_	ns	—		
AD55	tCONV	Conversion Time	_	12 Tad	—	_	—		
AD56	FCNV	Throughput Rate	—	_	1.1	Msps	—		
AD57	TSAMP	Sample Time	2 Tad	_	_	_	—		
		Timin	g Param	eters					
AD60	tPCS	Conversion Start from Sample Trigger <sup>(2)</sup>	2.0 Tad	—	3.0 Tad		Auto-Convert Trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit <sup>(2)</sup>	2.0 Tad	—	3.0 Tad	_	_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) <sup>(2)</sup>	—	0.5 Tad	_	_	_		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(2,3)</sup>	—		20	μS	_		

## TABLE 24-43: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

**3:** tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

#### TABLE 24-44: DMA READ/WRITE TIMING REQUIREMENTS

АС СНА	ARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Characteristic	Min. Typ Max. Units Conditions					
DM1a	DMA Read/Write Cycle Time	_		2 Tcy	ns	This characteristic applies to PIC24HJ256GPX06A/X08A/X10A devices only.	
DM1b	DMA Read/Write Cycle Time	_	_	1 Tcy	ns	This characteristic applies to all devices with the exception of the PIC24HJ256GPX06A/X08A/X10A.	

NOTES:

## 25.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJXXXGPX06A/X08A/X10A electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between  $-40^{\circ}$ C to  $+150^{\circ}$ C are identical to those shown in **Section 24.0** "Electrical Characteristics" for operation between  $-40^{\circ}$ C to  $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 24.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the PIC24HJXXXGPX06A/X08A/X10A high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

## Absolute Maximum Ratings

#### (See Note 1)

Ambient temperature under bias <sup>(4)</sup>	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(5)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to VSS when VDD < 3.0V <sup>(5)</sup>	-0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to VSS when $VDD \ge 3.0V^{(5)}$	-0.3V to 5.6V
Voltage on VCAP with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin <sup>(2)</sup>	60 mA
Maximum junction temperature	
Maximum current sourced/sunk by any 2x I/O pin <sup>(3)</sup>	2 mA
Maximum current sourced/sunk by any 4x I/O pin <sup>(3)</sup>	4 mA
Maximum current sourced/sunk by any 8x I/O pin <sup>(3)</sup>	8 mA
Maximum current sunk by all ports combined	
Maximum current sourced by all ports combined <sup>(2)</sup>	10 mA

**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
- **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGECx, and PGEDx pins.
- 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
- 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

## 25.1 High Temperature DC Characteristics

### TABLE 25-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temperature Range	Max MIPS
Characteristic	(in Volts)	(in °C)	PIC24HJXXXGPX06A/X08A/X10A
HDC5	VBOR to 3.6V <sup>(1)</sup>	-40°C to +150°C	20

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 24-11 for the minimum and maximum BOR values.

## TABLE 25-2: THERMAL OPERATING CONDITIONS

TABLE 23-2. THERMAL OPERATING CONDITIONS					
Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+155	°C
Operating Ambient Temperature Range	TA	-40		+150	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	I	Pint + Pi/c	)	W
Maximum Allowed Power Dissipation	PDMAX	(	TJ - TA)/θJ	A	W

## TABLE 25-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$								
Parameter No.         Symbol         Characteristic         Min         Typ         Max         Units         Conditions							Conditions		
Operating V	Voltage								
HDC10	Supply Voltage								
	Vdd		3.0         3.3         3.6         V         -40°C to +150°C						

## TABLE 25-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Parameter No.	Typical	Мах	Units Conditions					
Power-Down	Current (IPD)							
HDC60e	250	2000	μA	+150°C 3.3V Base Power-Down Current <sup>(1,3)</sup>				
Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and								

**Note 1:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

DC CHARACT	ERISTICS	Standard Operating Conditions: 3.0V to 3.6V         ISTICS       (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Parameter No.	Typical	Мах	Units	Conditions				
Power-Down (	Current (IPD)							
HDC61c	3	5	μA	+150°C	3.3V	Watchdog Timer Current: ΔIWDT <sup>(2,4)</sup>		

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

- 2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 3: These currents are measured on the device containing the most memory in this family.
- 4: These parameters are characterized, but are not tested in manufacturing.

#### TABLE 25-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS (unless otherwise st					<b>Conditions: 3.0V to 3.6V</b> tated) tre $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature			
Parameter No.	Typical <sup>(1)</sup>	Мах	Doze Ratio	Units	Conditions			
HDC72a	39	45	1:2	mA				
HDC72f	18	25	1:64	mA	+150°C	3.3V	20 MIPS	
HDC72g	18	25	1:128	mA				

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

DC CHAF	RACTERI	ISTICS	(unles	s other	wise sta	ted)	ns: 3.0V to 3.6V
			Operat	ung tem	perature	Temp	$C \le TA \le +85^{\circ}C$ for High berature
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	IoL ≤ 1.8 mA, VDD = 3.3V See <b>Note 1</b>
HDO10 Vol	Vol	<b>Output Low Voltage</b> I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3		_	0.4	V	IoL ≤ 3.6 mA, VDD = 3.3V See <b>Note 1</b>
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15		_	0.4	V	Io∟ ≤ 6 mA, Vdd = 3.3V See <b>Note 1</b>
НDO20 Vон		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	Io∟ ≥ -1.8 mA, Vod = 3.3V See <b>Note 1</b>
	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	Io∟ ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	Io∟ ≥ -6 mA, VDD <b>=</b> 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -1.9 mA, VDD = 3.3V See <b>Note 1</b>
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_	_	V	IOH ≥ -1.85 mA, VDD = 3.3V See <b>Note 1</b>
			3.0	_	_		IOH ≥ -1.4 mA, VDD = 3.3V See <b>Note 1</b>
		<b>Output High Voltage</b> 4x Source Driver Pins - RA2, RA3,	1.5	_	_		IOH ≥ -3.9 mA, VDD = 3.3V See <b>Note 1</b>
HDO20A	Voн1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0			V	IOH ≥ -3.7 mA, VDD = 3.3V See <b>Note 1</b>
			3.0				IOH ≥ -2 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage 8x Source Driver Pins - OSC2, CLKO,	1.5	_	_		IOH ≥ -7.5 mA, VDD = 3.3V See <b>Note 1</b>
		RC15	2.0	_	_	V	IOH ≥ -6.8 mA, VDD = 3.3V See <b>Note 1</b>
			3.0				IOH ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>

#### TABLE 25-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Parameters are characterized, but not tested.

#### 25.2 AC Characteristics and Timing Parameters


The information contained in this section defines PIC24HJXXXGPX06A/X08A/X10A AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 24.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 24.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

#### TABLE 25-7: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
	$\begin{array}{llllllllllllllllllllllllllllllllllll$							

#### FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 25-8: PLL CLOCK TIMING SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	istic Min Typ Max Units Condition					
HOS53	DCLK	CLKO Stability (Jitter) <sup>(1)</sup>	-5	0.5	5	%	Measured over 100 ms period	

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

#### TABLE 25-9: INTERNAL LPRC ACCURACY

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature								
Param No.	Characteristic Min Typ Max Units Conditions								
	LPRC @ 32.768 kHz <sup>(1)</sup>								
HF21	$PRC    -70(2)    -    +70(2)    %    -40°C \le TA \le +150°C    -    $								

Note 1: Change of LPRC frequency as VDD changes.

2: Characterized but not tested.

#### TABLE 25-10: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28		_	ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35			ns	_	

**Note 1:** These parameters are characterized but not tested in manufacturing.

#### TABLE 25-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature								
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions			
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_			
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	_	—	ns	_			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	—	ns	_			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	—	ns	_			

Note 1: These parameters are characterized but not tested in manufacturing.

CHARA	AC CTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		1	35	ns	—		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	—	ns	—		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	—	ns	—		
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2		

#### TABLE 25-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Assumes 50 pF load on all SPIx pins.

#### TABLE 25-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise state Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						-	
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			35	ns	—
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	_	ns	—
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25			ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_		55	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Assumes 50 pF load on all SPIx pins.

#### TABLE 25-14: ADC MODULE SPECIFICATIONS

-	ACStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)ARACTERISTICSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic Min Typ Max Units Conditions						
			Referenc	e Input	s			
HAD08	IREF	Current Drain	—	250	600	μA	ADC operating, See Note 1	
					50	μA	ADC off, See Note 1	

Note 1: These parameters are not characterized or tested in manufacturing.

**2:** These parameters are characterized, but are not tested in manufacturing.

### TABLE 25-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)<sup>(3)</sup>

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)STICSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature								
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF- <sup>(1)</sup>										
AD23a	Gerr	Gain Error	_	5	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
AD24a	EOFF	Offset Error		2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with in	ternal V	/REF+/VREF- <sup>(1)</sup>			
AD23a	Gerr	Gain Error	2	10	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
AD24a	EOFF	Offset Error	2	5	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
	•	Dynamic	Performa	nce (12	-bit Mode	e) <sup>(2)</sup>				
HAD33a	Fnyq	Input Signal Bandwidth	_		200	kHz	—			

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

#### TABLE 25-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)<sup>(3)</sup>

	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)CSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					,
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	AD	C Accuracy (12-bit Mode)	– Measu	rements	s with ex	ternal V	REF+/VREF- <sup>(1)</sup>
AD23b	Gerr	Gain Error	—	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD24b	EOFF	Offset Error	—	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
	AD	C Accuracy (12-bit Mode)	– Measu	irement	s with int	ernal V	REF+/VREF- <sup>(1)</sup>
AD23b	Gerr	Gain Error		7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD24b	EOFF	Offset Error	—	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V
	•	Dynamic P	erformar	nce (10-l	bit Mode)	(2)	
HAD33b	Fnyq	Input Signal Bandwidth	_	—	400	kHz	—
		motors are characterized b					l

Note 1: These parameters are characterized, but are tested at 20 ksps only.

**2:** These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

CHARAG	AC CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	Characteristic Min Typ Max Units Conditions				Conditions		
		Clock	k Parame	ters					
	TAD	ADC Clock Period <sup>(1)</sup>	147			50			
HAD50	TAD	ADC Clock Period	147		_	ns	—		
	TAD		version R	ate	_	lis			

#### TABLE 25-17: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

#### TABLE 25-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS


AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	Characteristic Min Typ Max Units Condition				Conditions	
		Cloc	k Parame	ters				
HAD50	Tad	ADC Clock Period <sup>(1)</sup>	104	_		ns	_	
Conversion Rate								
HAD56	FCNV	Throughput Rate <sup>(1)</sup>		_	800	Ksps	—	
	These permeters are characterized but set tested in menufacturing							

**Note 1:** These parameters are characterized but not tested in manufacturing.

NOTES:


## 26.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.



PIC24HJXXXGPX06A/X08A/X10A






2.00

VOL (V)

3.00

4.00



VOL (V)

IOL (A)

0.020

0.015

0.010


0.005


0.00

1.00

© 2009-2012 Microchip Technology Inc

DS70592D-page 298






NOTES:


## 27.0 PACKAGING INFORMATION

### 27.1 Package Marking Information



### 27.2 Package Details


## 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]



Microchip Technology Drawing C04-154A Sheet 1 of 2

## 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		64	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		9.00 BSC	
Exposed Pad Width	E2	5.30	5.40	5.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	5.30	5.40	5.50
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

## 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	Contact Pitch E		0.50 BSC		
Optional Center Pad Width	W2			7.35	
Optional Center Pad Length	T2			7.35	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			0.85	
Distance Between Pads	G	0.20			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

#### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

**Overall Length** 

Lead Thickness

Lead Width

Molded Package Width

Molded Package Length

Mold Draft Angle Top

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

D

E1

D1

С

b

α

β

0.09

0.17

11°

11°

12.00 BSC

10.00 BSC

10.00 BSC

0.22

12°

12°

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

0.20


0.27

13°

13°

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETER	s
Dimensic	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

#### 100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		Ν	<b>/ILLIMETER</b>	S
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

#### 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	<b>ILLIMETER</b>	S
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

### APPENDIX A: MIGRATING FROM PIC24HJXXXGPX06/ X08/X10 DEVICES TO PIC24HJXXXGPX06A/ X08A/X10A DEVICES

The PIC24HJXXXGPX06A/X08A/X10A devices were designed to enhance the PIC24HJXXXGPX06/X08/ X10 families of devices.

In general, the PIC24HJXXXGPX06A/X08A/X10A devices are backward-compatible with PIC24HJXXXGPX06/X08/X10 devices; however, manufacturing differences may cause PIC24HJXXXGPX06A/X08A/X10A devices to behave differently from PIC24HJXXXGPX06/X08/X10 devices. Therefore, complete system test and characterization is recommended if PIC24HJXXXGPX06A/X08A/X10A devices are used to replace PIC24HJXXXGPX06/X08/ X10 devices.

The following enhancements were introduced:

- Extended temperature support of up to +125°C
- Enhanced Flash module with higher endurance and retention
- New PLL Lock Enable configuration bit
- Added Timer5 trigger for ADC1 and Timer3 trigger for ADC2

### APPENDIX B: REVISION HISTORY

### Revision A (April 2009)

This is the initial released version of the document.

#### **Revision B (October 2009)**

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

#### TABLE B-1:MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Added information on high temperature operation (see " <b>Operating Range:</b> ").
Section 10.0 "Power-Saving Features"	Updated the last paragraph to clarify the number of cycles that occur prior to the start of instruction execution (see <b>Section 10.2.2 "Idle Mode</b> ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2</b> " <b>Open-Drain Configuration</b> ".
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the ADCx block diagram (see Figure 20-1).
Section 21.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in <b>Section 21.1 "Configuration Bits"</b> .
	Updated the Device Configuration Register Map (see Table 21-1).
Section 24.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 24-7).
	Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 24-36).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 24-12).
	Updated the Internal LPRC Accuracy parameters (see Table 24-18 and Table 24-19).
	Updated the ADC Module Specifications (12-bit Mode) parameters AD23a and AD24a (see Table 24-40).
	Updated the ADC Module Specifications (10-bit Mode) parameters AD23b and AD24b (see Table 24-41).
Section 25.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

### **Revision C (March 2011)**

This revision includes typographical and formatting changes throughout the data sheet text. In addition, all occurrences of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

TABLE B-2:	<b>MAJOR SECTION UPDATES</b>

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers"	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up". The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-6): • TMR1 • TMR2 • TMR3 • TMR4 • TMR5 • TMR6 • TMR7 • TMR8 • TMR8
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1). Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2). Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3). Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the VREFL references in the ADC1 module block diagram (see Figure 20-1).
Section 21.0 "Special Features"	Added a new paragraph and removed the third paragraph in <b>Section 21.1 "Configuration Bits</b> ". Added the column "RTSP Effects" to the Configuration Bits Descriptions (see Table 21-2).

### TABLE B-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 24.0 "Electrical Characteristics"	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 24-4).
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 24-9).
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 24-18).
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 24-20).
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 24-39).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 24-40).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 24-41).
	Added DMA Read/Write Timing Requirements (see Table 24-44).
Section 25.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 25-2).
	Added Note 3 and updated the ADC Module Specifications (12-bit Mode), removing all parameters with the exception of HAD33a (see Table 25-15).
	Added Note 3 and updated the ADC Module Specifications (10-bit Mode), removing all parameters with the exception of HAD33b (see Table 25-16).

## Revision D (June 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

#### TABLE B-3: MAJOR SECTION UPDATES

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers"	Updated the Recommended Minimum Connection (see Figure 2-1).
Section 9.0 "Oscillator Configuration"	Updated the COSC<2:0> and NOSC<2:0> bit value definitions for '001' (see Register 9-1).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the Analog-to-Digital Conversion Clock Period Block Diagram (see Figure 20-2).
Section 21.0 "Special Features"	Added Note 3 to the On-chip Voltage Regulator Connections (see Figure 21-1).
Section 24.0 "Electrical Characteristics"	Updated "Absolute Maximum Ratings".
	Updated Operating MIPS vs. Voltage (see Table 24-1).
	Removed parameter DC18 from the DC Temperature and Voltage Specifications (see Table 24-4).
	Updated the notes in the following tables:
	• Table 24-5
	• Table 24-6
	• Table 24-7
	Table 24-8
	Updated the I/O Pin Output Specifications (see Table 24-10).
	Updated the Conditions for parameter BO10 (see Table 24-11).
	Updated the Conditions for parameters D136b, D137b, and D138b (TA = 150°C) (see Table 24-12).
Section 25.0 "High Temperature Electrical	Updated "Absolute Maximum Ratings".
Characteristics"	Updated the I/O Pin Output Specifications (see Table 25-6).
	Removed Table 25-7: DC Characteristics: Program Memory.

NOTES:

### INDEX

Α	
AC Characteristics	252, 291
ADC Module	
ADC Module (10-bit Mode)	
ADC Module (12-bit Mode)	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC1 Register Map	42
ADC2 Register Map	42
Alternate Interrupt Vector Table (AIVT)	69
Analog-to-Digital Converter	
DMA	
Initialization	
Key Features	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	
Automatic Clock Stretch	

### В

145
208
226
180
153
155
16
24
123
125
65
141
159
149
148
173
227

### С

C Compilers	
MPLAB C18	238
Clock Switching	131
Enabling	131
Sequence	131
Code Examples	
Erasing a Program Memory Page	62
Initiating a Programming Sequence	63
Loading Write Buffers	
Port Write/Read	142
PWRSAV Instruction Syntax	133
Code Protection	221, 228
Configuration Bits	221
Description (Table)	222
Configuration Register Map	221
Configuring Analog Port Pins	142
CPU	
Control Register	
CPU Clocking System	124
PLL Configuration	124
Selection	124
Sources	124
Customer Change Notification Service	321

Customer Notification Service Customer Support	
D	
Data Address Space	31
Alignment	31
Memory Map for PIC24HJXXXGPX06A/X08A/X10A	<b>۱</b>
Devices with 16 KB RAM	
Memory Map for PIC24HJXXXGPX06A/X08A/X10A	ι
Devices with 8 KB RAM	32
Near Data Space	31
Software Stack	53
Width	31
DC and AC Characteristics	
Graphs and Tables	297
DC Characteristics	242
Doze Current (IDOZE)	. 289
High Temperature	. 288
I/O Pin Input Specifications	. 248
I/O Pin Output Specifications 250	, 290
Idle Current (IDOZE)	
Idle Current (IIDLE)	. 245
Operating Current (IDD)	
Operating MIPS vs. Voltage	. 288
Power-Down Current (IPD)	. 246
Power-down Current (IPD)	. 288
Program Memory	
Temperature and Voltage	
Temperature and Voltage Specifications	
Thermal Operating Conditions	
Development Support	237
DMA Module	
DMA Register Map	
DMAC Registers	
DMAxCNT	
DMAxCON	
DMAxPAD	. 114
DMAxREQ	
DMAxSTA	
DMAxSTB	. 114

## Е

ECAN Module
CiFMSKSEL2 register 199
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1) 44
ECAN1 Register Map (C1CTRL1.WIN = 0) 45
ECAN1 Register Map (C1CTRL1.WIN = 1) 45
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1) 47
ECAN2 Register Map (C2CTRL1.WIN = 0) 47
ECAN2 Register Map (C2CTRL1.WIN = 1) 48
Frame Types 179
Modes of Operation 181
Overview 179
ECAN Registers
Filter 15-8 Mask Selection Register
(CiFMSKSEL2) 199
Electrical Characteristics 241
AC 252, 291
Enhanced CAN Module 179
Equations
Device Operating Frequency 124
FOSC Calculation 124
XT with PLL Mode Example 125
Errata

### F

Flash Program Memory59
Control Registers60
Operations60
Programming Algorithm62
RTSP Operation60
Table Instructions59
Flexible Configuration
FSCM
Delay for Crystal and PLL Clock Sources
Device Resets
н
High Temperature Electrical Characteristics
1
I/O Ports
Parallel I/O (PIO)141
Write/Read Timing
l <sup>2</sup> C
Operating Modes
Registers
I <sup>2</sup> C Module
I2C1 Register Map
I2C2 Register Map
In-Circuit Debugger
In-Circuit Emulation
In-Circuit Serial Programming (ICSP)
Input Capture
Registers
Input Change Notification Module
Instruction Addressing Modes
File Register Instructions
Fundamental Modes Supported
MCU Instructions
Move and Accumulator Instructions
Other Instructions
Instruction Set
Overview
Summary
Instruction-Based Power-Saving Modes
Idle
Sleep
Internal RC Oscillator
Use with WDT
Internet Address
Internet Address321Interrupt Control and Status Registers73IECx73IFSx73INTCON173INTCON273
Internet Address321Interrupt Control and Status Registers73IECx73IFSx73INTCON173INTCON273INTTREG73
Internet Address         321           Interrupt Control and Status Registers         73           IECx         73           IFSx         73           INTCON1         73           INTCON2         73           INTREG         73           IPCx         73
Internet Address321Interrupt Control and Status Registers73IECx73IFSx73INTCON173INTCON273INTTREG73IPCx73Interrupt Setup Procedures111
Internet Address321Interrupt Control and Status Registers73IECx73IFSx73INTCON173INTCON273INTTREG73IPCx73Interrupt Setup Procedures111Initialization111
Internet Address         321           Interrupt Control and Status Registers         73           IECx         73           IFSx         73           INTCON1         73           INTCON2         73           INTREG         73           IPCx         73           Interrupt Setup Procedures         111           Initialization         111           Interrupt Disable         111
Internet Address321Interrupt Control and Status Registers73IECx73IFSx73INTCON173INTCON273INTTREG73IPCx73Interrupt Setup Procedures111Initialization111Interrupt Disable111Interrupt Service Routine111
Internet Address321Interrupt Control and Status Registers73IECx73IFSx73INTCON173INTCON273INTTREG73IPCx73Interrupt Setup Procedures111Initialization111Interrupt Disable111Interrupt Service Routine111Trap Service Routine111
Internet Address         321           Interrupt Control and Status Registers         73           IECx         73           IFSx         73           INTCON1         73           INTCON2         73           INTREG         73           IPCx         73           Interrupt Setup Procedures         111           Interrupt Disable         111           Interrupt Service Routine         111           Interrupt Vector Table (IVT)         69
Internet Address.       321         Interrupt Control and Status Registers.       73         IECx.       73         IFSx.       73         INTCON1       73         INTCON2       73         INTREG       73         IPCx.       73         Interrupt Setup Procedures       111         Intialization       111         Interrupt Service Routine       111         Interrupt Service Routine       111         Interrupt Vector Table (IVT)       69         Interrupts Coincident with Power Save Instructions       134
Internet Address

#### Μ

Memory Organization 29
Microchip Internet Web Site
Modes of Operation
Disable
Initialization
Listen All Messages
Listen Only
Loopback
Normal Operation
MPLAB ASM30 Assembler, Linker, Librarian
MPLAB Integrated Development Environment Software
MPLAB PM3 Device Programmer
MPLAB FMS Device Programmer
MPLINK Object Linker/MPLIB Object Librarian
Multi-Bit Data Shifter
Ν
NVM Module
Register Map 52
0
0
Open-Drain Configuration142
Output Compare 155
Р
Packaging
Details
Marking
Pinout I/O Descriptions (table)
PMD Module
Register Map
POR and Long Oscillator Start-up Times
PORTA
Register Map
PORTB
Register Map 50
PORTC
Register Map 50
PORTD
Register Map 50
PORTE
Register Map 51
PORTF
Register Map 51
PORTG Register Map51
Power-Saving Features
Clock Frequency and Switching
Program Address Space
Construction
Data Access from Program Memory Using
Program Space Visibility
Data Access from Program Memory
Using Table Instructions
Data Access from, Address Generation 56
Memory Map 29
Table Read Instructions
TBLRDH 57
TBLRDL57
Visibility Operation
Program Memory
Interrupt Vector
Organization

#### R

Reader Response	
ADxCHS0 (ADCx Input Channel 0 Select217	
ADxCHS123 (ADCx Input	
Channel 1, 2, 3 Select)	
ADxCON2 (ADCx Control 2)	
ADxCON3 (ADCx Control 3)	
ADxCON4 (ADCx Control 4)213 ADxCSSH (ADCx Input Scan Select High)218	
ADxCSSI (ADCx input Scan Select High)	
ADxPCFGH (ADCx Port Configuration High)	
ADxPCFGL (ADCx Port Configuration Low)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer) 195	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 196	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1) 182	
CiCTRL2 (ECAN Control 2) 183	
CiEC (ECAN Transmit/Receive Error Count)189	
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable) 192	
CiFIFO (ECAN FIFO Status)186	
CiFMSKSEL1 (ECAN Filter 7-0 Mask	
Selection)198, 199	
CiINTE (ECAN Interrupt Enable) 188	
CiINTF (ECAN Interrupt Flag) 187	
CIRXFnEID (ECAN Acceptance Filter n	
Extended Identifier)197	
CiRXFnSID (ECAN Acceptance Filter n	
Standard Identifier)	
CiRXFUL1 (ECAN Receive Buffer Full 1)201	
CiRXFUL2 (ECAN Receive Buffer Full 2)201	
CiRXMnEID (ECAN Acceptance Filter Mask n Extended Identifier)200	
CiRXMnSID (ECAN Acceptance Filter Mask n	
Standard Identifier)	
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 202	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
CiTRBnDLC (ECAN Buffer n Data	
Length Control)	
CiTRBnEID (ECAN Buffer n Extended Identifier) 204	
CiTRBnSID (ECAN Buffer n Standard Identifier) 204	
CiTRBnSTAT (ECAN Receive Buffer n Status) 206	
CiTRmnCON (ECAN TX/RX Buffer m Control)	
CiVEC (ECAN Interrupt Code)	
CLKDIV (Clock Divisor)128	
CORCON (Core Control)	
DMACS0 (DMA Controller Status 0)119	
DMACS1 (DMA Controller Status 1)121	
DMAxCNT (DMA Channel x Transfer Count) 118	
DMAxCON (DMA Channel x Control)115	
DMAxPAD (DMA Channel x Peripheral Address) 118	
DMAxREQ (DMA Channel x IRQ Select) 116	
DMAxSTA (DMA Channel x RAM Start	
Address A)117	
DMAxSTB (DMA Channel x RAM Start	
Address B)	
DSADR (Most Recent DMA RAM Address)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status) 170	

IEC0 (Interrupt Enable Control 0)	154
IEC1 (Interrupt Enable Control 1)	87
IEC2 (Interrupt Enable Control 2)	89
IEC3 (Interrupt Enable Control 3)	91
IEC4 (Interrupt Enable Control 4)	92
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC10 (Interrupt Priority Control 10)	
IPC11 (Interrupt Priority Control 11)	
IPC12 (Interrupt Priority Control 12)	105
IPC13 (Interrupt Priority Control 13)	
IPC14 (Interrupt Priority Control 14)	
IPC15 (Interrupt Priority Control 15)	
IPC16 (Interrupt Priority Control 16)	
· · · · ·	
IPC17 (Interrupt Priority Control 17)	
IPC2 (Interrupt Priority Control 2)	
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
IPC6 (Interrupt Priority Control 6)	99
IPC7 (Interrupt Priority Control 7)	100
IPC8 (Interrupt Priority Control 8)	
IPC9 (Interrupt Priority Control 9)	
NVMCON (Flash Memory Control)	
OCxCON (Output Compare x Control)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tuning)	
PLLFBD (PLL Feedback Divisor)	129
PMD1 (Peripheral Module Disable Control	
Register 1)	135
PMD1 (Peripheral Module Disable Control	
PMD1 (Peripheral Module Disable Control	
PMD1 (Peripheral Module Disable Control Register 1)	135
PMD1 (Peripheral Module Disable Control Register 1) PMD2 (Peripheral Module Disable Control	135
PMD1 (Peripheral Module Disable Control Register 1)         PMD2 (Peripheral Module Disable Control Register 2)         PMD3 (Peripheral Module Disable Control	135 137
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> </ul>	135 137 139
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> </ul>	135 137 139 66
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> </ul>	135 137 139 66 162
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> </ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> </ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li> </ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li> <li>T1CON (Timer1 Control)</li> </ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li> <li>T1CON (Timer1 Control)</li> <li>TxCON (T2CON, T4CON, T6CON or</li> </ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li> <li>T1CON (Timer1 Control)</li> <li>TxCON (T2CON, T4CON, T6CON or T8CON Control)</li> </ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li> <li>T1CON (Timer1 Control)</li> <li>TxCON (T2CON, T4CON, T6CON or T8CON Control)</li> <li>TyCON (T3CON, T5CON, T7CON or</li> </ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li></ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li></ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li> <li>T1CON (Timer1 Control)</li> <li>TxCON (T2CON, T4CON, T6CON or T8CON Control)</li> <li>TyCON (T3CON, T5CON, T7CON or T9CON Control)</li> <li>UxMODE (UARTx Mode)</li> </ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>RCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li></ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>PCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li></ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>PCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li></ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>PCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li></ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>PCON (Reset Control)</li></ul>	
<ul> <li>PMD1 (Peripheral Module Disable Control Register 1)</li> <li>PMD2 (Peripheral Module Disable Control Register 2)</li> <li>PMD3 (Peripheral Module Disable Control Register 3)</li> <li>PCON (Reset Control)</li> <li>SPIxCON1 (SPIx Control 1)</li> <li>SPIxCON2 (SPIx Control 2)</li> <li>SPIxSTAT (SPIx Status and Control)</li> <li>SR (CPU Status)</li></ul>	

### S

Serial Peripheral Interface (SPI)	
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	
Special Features	
SPI Module	
SPI1 Register Map	41
SPI2 Register Map	41
Symbols Used in Opcode Descriptions	
System Control	
Register Map	

### т

Temperature and Voltage Specifications	
AC	291
Timer1	. 145
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	. 147
Timing Characteristics	
CLKO and I/O	. 255
Timing Diagrams	
10-bit Analog-to-Digital Conversion (CHPS<1:0> =	01,
SIMSAM = 0, $ASAM = 1$ , $SSRC<2:0> =$	111,
SAMC<4:0> = 00001)	. 284
10-bit Analog-to-Digtial Conversion (CHPS<1:0> =	• 01,
SIMSAM = 0, ASAM = 0,	
SSRC<2:0> = 000)	. 284
12-bit Analog-to-Digital Conversion	
(ASAM = 0, SSRC<2:0> = 000)	. 282
ECAN I/O	. 278
External Clock	. 253
I2Cx Bus Data (Master Mode)	. 274
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	. 274
I2Cx Bus Start/Stop Bits (Slave Mode)	. 276
Input Capture (CAPx)	
OC/PWM	
Output Compare (OCx)	. 260
Reset, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	. 256
Timer1, 2 and 3 External Clock	. 258
Timing Requirements	
ADC Conversion (10-bit mode)	. 295
ADC Conversion (12-bit Mode)	
CLKO and I/O	
External Clock	. 253
Input Capture	. 260
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	
SPIx Module Slave Mode (CKE = 1)	

10-bit Analog-to-Digital Conversion				
Requirements				
CAN I/O Requirements				
I2Cx Bus Data Requirements (Master Mode)				
I2Cx Bus Data Requirements (Slave Mode) 277				
Output Compare Requirements				
PLL Clock 254, 291				
Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out				
Reset Requirements				
Simple OC/PWM Mode Requirements				
Timer1 External Clock Requirements				
Timer2 External Clock Requirements				
Timer3 External Clock Requirements 259				
U				
UART Module				
UART1 Register Map 40				
UART2 Register Map 41				
V				
Voltage Regulator (On-Chip) 226				
W				
Watchdog Timer (WDT) 221, 227				
Programming Considerations				
WWW Address 321				

WWW, On-Line Support ..... 13

**Timing Specifications** 

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

### READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent				
Fror	n: Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Application (optional):						
Woι	Ild you like a reply?YN					
Dev	ice: PIC24HJXXXGPX06A/X08A/X10A	Literature Number: DS70592D				
Que	stions:					
1.	1. What are the best features of this document?					
2.	. How does this document meet your hardware and software development needs?					
3.	Do you find the organization of this document easy to follow? If not, why?					
4.	. What additions to the document do you think would enhance the structure and subject?					
5.	What deletions from the document could be made without affecting the overall usefulness?					
6.	Is there any incorrect or misleading information (what and where)?					
7.	How would you improve this document?					

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PIC 24 HJ 256 GP6 10 A T I/PT - XXX         Microchip Trademark         Architecture         Flash Memory Family         Program Memory Size (KB)         Product Group         Pin Count         Tape and Reel Flag (if applicable)         Package         Pattern					
Architecture:	24	16-bit Microcontroller			
Flash Memory Family:	HJ	Flash program memory, 3.3V, High-speed			
Product Group:	GP2 GP3 GP5 GP6	General purpose family General purpose family General purpose family General purpose family			
Pin Count:	06 10	64-pin 100-pin			
Temperature Range:	I E H	-40°C to+85°C(Industrial) -40°C to+125°C(Extended) -40°C to+150°C(High)			
Package:	PT PF MR	10x10 or 12x12 mm TQFP (Thin Quad Flatpack) 14x14 mm TQFP (Thin Quad Flatpack) 9x9x0.9 mm QFN (Thin Quad Flatpack)			
Pattern:	Three-c (blank c ES	QTP, SQTP, Code or Special Requirements wise) Engineering Sample			

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



#### ISBN: 978-1-62076-345-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820