

PIC16CE62X

OTP 8-Bit CMOS MCU with EEPROM Data Memory

Devices included in this data sheet:

- PIC16CE623
- PIC16CE624
- PIC16CE625

High Performance RISC CPU:

- · Only 35 instructions to learn
- All single-cycle instructions (200 ns), except for program branches which are two-cycle
- · Operating speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle

| Device | Program Memory | RAM Data Memory | EEPROM Data Memory | |
|------------|-------------------|-----------------------|--------------------------|--|
| PIC16CE623 | 512x14 | 96x8 | 128x8 | |
| PIC16CE624 | 1Kx14 | 96x8 | 128x8 | |
| PIC16CE625 | 2Kx14 | 128x8 | 128x8 | |

- · Interrupt capability
- 16 special function hardware registers
- · 8-level deep hardware stack
- Direct, Indirect and Relative addressing modes


Peripheral Features:

- 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
- · Analog comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Programmable input multiplexing from device inputs and internal voltage reference
 - Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

Special Microcontroller Features:

- In-Circuit Serial Programming (ICSP™) (via two pins)
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation

Pin Diagrams



Special Microcontroller Features (cont'd)

- 1,000,000 erase/write cycle EEPROM data memory
- EEPROM data retention > 40 years
- Programmable code protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Four user programmable ID locations

CMOS Technology:

- Low-power, high-speed CMOS EPROM/EEPROM technology
- Fully static design
- · Wide operating voltage range
 - 2.5V to 5.5V
- Commercial, industrial and extended temperature range
- · Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - $< 1.0 \mu A$ typical standby current @ 3.0V

PIC16CE62X

Table of Contents

| 1.0 | General Description | |
|------------------|---|-----|
| 2.0 | PIC16CE62X Device Varieties | |
| 3.0 | Architectural Overview | |
| 4.0 | Memory Organization | 11 |
| 5.0 | I/O Ports | |
| 6.0 | EEPROM Peripheral Operation | 29 |
| 7.0 | Timer0 Module | 35 |
| 8.0 | Comparator Module | 41 |
| 9.0 | Voltage Reference Module | |
| 10.0 | Special Features of the CPU | 49 |
| 11.0 | Instruction Set Summary | 65 |
| 12.0 | Development Support | 77 |
| 13.0 | Electrical Specifications | 83 |
| 14.0 | Packaging Information | 97 |
| Appe | ndix A: Code for Accessing EEPROM Data Memory | 103 |
| Index | (| 105 |
| On Li | ine Support | 107 |
| Read | ler Response | 108 |
| PIC ₁ | 6CF62X Product Identification System | 109 |

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- · Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC16CE62X are 18 and 20-Pin EPROM-based members of the versatile PIC® family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with EEPROM data memory.

All PIC® microcontrollers employ an advanced RISC architecture. The PIC16CE62X family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CE62X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16CE623 and PIC16CE624 have 96 bytes of RAM. The PIC16CE625 has 128 bytes of RAM. Each microcontroller contains a 128x8 EEPROM memory array for storing non-volatile information, such as calibration data or security codes. This memory has an endurance of 1,000,000 erase/write cycles and a retention of 40 plus years.

Each device has 13 I/O pins and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, the PIC16CE62X adds two analog comparators with a programmable on-chip voltage reference module. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc).

PIC16CE62X devices have special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power savings. The user can wake-up the chip from SLEEP through several external and internal interrupts and reset.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock- up.

A UV-erasable CERDIP-packaged version is ideal for code development, while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

Table 1-1 shows the features of the PIC16CE62X mid-range microcontroller families.

A simplified block diagram of the PIC16CE62X is shown in Figure 3-1.

The PIC16CE62X series fits perfectly in applications ranging from multi-pocket battery chargers to low-power remote sensors. The EPROM technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high-performance, ease of use and I/O flexibility make the PIC16CE62X very versatile.

1.1 <u>Development Support</u>

The PIC16CE62X family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler is also available.

PIC16CE62X

TABLE 1-1: PIC16CE62X FAMILY OF DEVICES

| | | PIC16CE623 | PIC16CE624 | PIC16CE625 | |
|-------------|--------------------------------------|----------------------|----------------------|----------------------|--|
| Clock | Maximum Frequency of Operation (MHz) | 20 | 20 | 20 | |
| Memory | EPROM Program Memory (x14 words) | 512 | 1K | 2K | |
| Memory | Data Memory (bytes) | 96 | 96 | 128 | |
| | EEPROM Data Memory (bytes) | 128 | 128 | 128 | |
| Peripherals | Timer Module(s) | TMR0 | TMR0 | TMR0 | |
| renpherais | Comparators(s) | 2 | 2 | 2 | |
| | Internal Reference Voltage | Yes | Yes | Yes | |
| | Interrupt Sources | 4 | 4 | 4 | |
| | I/O Pins | 13 | 13 | 13 | |
| | Voltage Range (Volts) | 2.5-5.5 | 2.5-5.5 | 2.5-5.5 | |
| Features | Brown-out Reset | Yes | Yes | Yes | |
| | Packages | 18-pin DIP, SOIC; | 18-pin DIP, SOIC; | 18-pin DIP, SOIC; | |
| | | 20-pin SSOP | 20-pin SSOP | 20-pin SSOP | |

All PIC® Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16CE62X Family devices use serial programming with clock pin RB6 and data pin RB7.

2.0 PIC16CE62X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information in the PIC16CE62X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in the CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART® and PRO MATE® programmers both support programming of the PIC16CE62X.

2.2 <u>One-Time-Programmable (OTP)</u> Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turn-Programming (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turn-Programming</u> (<u>SQTP</u>SM) <u>Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

PIC16CE62X

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CE62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CE62X uses a Harvard architecture in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single-cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM) and non-volatile memory (EEPROM) for each PIC16CE62X device.

| Device | Program Memory | RAM Data Memory | EEPROM Data Memory | |
|------------|-------------------|-----------------------|--------------------------|--|
| PIC16CE623 | 512x14 | 96x8 | 128x8 | |
| PIC16CE624 | 1Kx14 | 96x8 | 128x8 | |
| PIC16CE625 | 2Kx14 | 128x8 | 128x8 | |

The PIC16CE62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16CE62X family has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CE62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16CE62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

FIGURE 3-1: BLOCK DIAGRAM




TABLE 3-1: PIC16CE62X PINOUT DESCRIPTION

| Name | DIP/ SOIC Pin # | SSOP Pin # | I/O/P Type | Buffer Type | Description |
|--------------|-----------------------|---------------|---------------|-----------------------|--|
| OSC1/CLKIN | 16 | 18 | I | ST/CMOS | Oscillator crystal input/external clock source input. |
| OSC2/CLKOUT | 15 | 17 | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. |
| MCLR/VPP | 4 | 4 | I/P | ST | Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. |
| | | | | | PORTA is a bi-directional I/O port. |
| RA0/AN0 | 17 | 19 | I/O | ST | Analog comparator input |
| RA1/AN1 | 18 | 20 | I/O | ST | Analog comparator input |
| RA2/AN2/VREF | 1 | 1 | I/O | ST | Analog comparator input or VREF output |
| RA3/AN3 | 2 | 2 | I/O | ST | Analog comparator input /output |
| RA4/T0CKI | 3 | 3 | I/O | ST | Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type. |
| | | | | | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. |
| RB0/INT | 6 | 7 | I/O | TTL/ST ⁽¹⁾ | RB0/INT can also be selected as an external interrupt pin. |
| RB1 | 7 | 8 | I/O | TTL | |
| RB2 | 8 | 9 | I/O | TTL | |
| RB3 | 9 | 10 | I/O | TTL | |
| RB4 | 10 | 11 | I/O | TTL | Interrupt on change pin. |
| RB5 | 11 | 12 | I/O | TTL | Interrupt on change pin. |
| RB6 | 12 | 13 | I/O | TTL/ST ⁽²⁾ | Interrupt on change pin. Serial programming clock. |
| RB7 | 13 | 14 | I/O | TTL/ST ⁽²⁾ | Interrupt on change pin. Serial programming data. |
| Vss | 5 | 5,6 | Р | _ | Ground reference for logic and I/O pins. |
| VDD | 14 | 15,16 | Р | _ | Positive supply for logic and I/O pins. |

Legend:

O = output — = Not used

I/O = input/output

P = power

I = Input

ST = Schmitt Trigger input

TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. **Note 2:** This buffer is a Schmitt Trigger input when used in serial programming mode.

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 <u>Instruction Flow/Pipelining</u>

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (i.e., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

4.1 <u>Program Memory Organization</u>

The PIC16CE62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16CE623, 1K x 14 (0000h - 03FFh) for the PIC16CE624 and 2K x 14 (0000h - 07FFh) for the PIC16CE625 are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16CE623) or 1K x 14 space (PIC16CE624) or 2K x 14 space (PIC16CE625). The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).

FIGURE 4-1: PROGRAM MEMORY MAP
AND STACK FOR THE
PIC16CE623




FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE624





FIGURE 4-3: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE625



4.2 <u>Data Memory Organization</u>

The data memory (Figure 4-4 and Figure 4-5) is partitioned into two Banks which contain the General Purpose Registers and the Special Function Registers. Bank 0 is selected when the RP0 bit is cleared. Bank 1 is selected when the RP0 bit (STATUS <5>) is set. The Special Function Registers are located in the first 32 locations of each Bank. Register locations 20-7Fh (Bank0) on the PIC16CE623/624 and 20-7Fh (Bank0) and A0-BFh (Bank1) on the PIC16CE625 are General Purpose Registers implemented as static RAM. Some special purpose registers are mapped in Bank 1. In all three microcontrollers, address space F0h-FFh (Bank1) is mapped to 70-7Fh (Bank0) as common RAM.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 96 x 8 in the PIC16CE623/624 and 128 x 8 in the PIC16CE625. Each is accessed either directly or indirectly through the File Select Register FSR (Section 4.4).

FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16CE623/624

| | 1112110 | 1000023/024 | |
|-----------------|----------------------|---------------------|-----------------|
| File Address | i | | File Address |
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h |
| 01h | TMR0 | OPTION | 81h |
| 02h | PCL | PCL | 82h |
| 03h | STATUS | STATUS | 83h |
| 04h | FSR | FSR | 84h |
| 05h | PORTA | TRISA | 85h |
| 06h | PORTB | TRISB | 86h |
| 07h | | | 87h |
| 08h | | | 88h |
| 09h | | | 89h |
| 0Ah | PCLATH | PCLATH | 8Ah |
| 0Bh | INTCON | INTCON | 8Bh |
| 0Ch | PIR1 | PIE1 | 8Ch |
| 0Dh | | | 8Dh |
| 0Eh | | PCON | 8Eh |
| 0Fh | | | 8Fh |
| 10h | | EEINTF | 90h |
| 11h | | | 91h |
| 12h | | | 92h |
| 13h | | | 93h |
| 14h | | | 94h |
| 15h | | | 95h |
| 16h | | | 96h |
| 17h | | | 97h |
| 18h | | | 98h |
| 19h | | | 99h |
| 1Ah | | | 9Ah |
| 1Bh | | | 9Bh |
| 1Ch | | | 9Ch |
| 1Dh | | | 9Dh |
| 1Eh | | | 9Eh |
| 1Fh | CMCON | VRCON | 9Fh |
| 20h | | | A0h |
| | | | 7,011 |
| | General | | |
| | Purpose Register | | |
| | ricgister | | |
| | | | EFh |
| | | | F0h |
| | | Accesses | FUII |
| 7Fh | | 70h-7Fh | FFh |
| /FII = | Bank 0 | Bank 1 | - 1 1 11 |
| Unimp | lemented data me | mory locations, re | ad as '0'. |
| Note 1: | lot a physical regis | ster. | |
| | | | |

FIGURE 4-5: DATA MEMORY MAP FOR THE PIC16CE625

| | | .002020 | |
|------------------|----------------------|---------------------|-----------------|
| File Address | 6 | | File Address |
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h |
| 01h | TMR0 | OPTION | 81h |
| 02h | PCL | PCL | 82h |
| 03h | STATUS | STATUS | 83h |
| 04h | FSR | FSR | 84h |
| 05h | PORTA | TRISA | 85h |
| 06h | PORTB | TRISB | 86h |
| 07h | 1 01112 | 111102 | 87h |
| 08h | | | 88h |
| 09h | | | 89h |
| 0Ah | PCLATH | PCLATH | 8Ah |
| 0Bh | INTCON | INTCON | 8Bh |
| 0Ch | PIR1 | PIE1 | 8Ch |
| 0Dh | 1 1111 | 1 1151 | 8Dh |
| 0Eh | | PCON | 8Eh |
| 0En | | FCON | 8Fh |
| 10h | | EEINTF | |
| 10h | | CEINIF | 90h |
| | | | 91h |
| 12h | | | 92h |
| 13h | | | 93h |
| 14h | | | 94h |
| 15h | | | 95h |
| 16h | | | 96h |
| 17h | | | 97h |
| 18h | | | 98h |
| 19h | | | 99h |
| 1Ah | | | 9Ah |
| 1Bh | | | 9Bh |
| 1Ch | | | 9Ch |
| 1Dh | | | 9Dh |
| 1Eh | | | 9Eh |
| 1Fh | CMCON | VRCON | 9Fh |
| 20h | | | A0h |
| | General Purpose | General Purpose | |
| | Register | Register | |
| | Ü | | BFh |
| | | | C0h |
| | | | |
| | | Accesses | F0h |
| | | 70h-7Fh | |
| 7Fh [[] | | | JFFh |
| | Bank 0 | Bank 1 | |
| Unimp | olemented data me | mory locations, re | ad as '0'. |
| | Not a physical regis | | |
| | | | |

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (Table 4-1). These registers are static RAM. The special registers can be classified into two sets (core and peripheral). The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: SPECIAL REGISTERS FOR THE PIC16CE62X

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR Reset | Value on all other resets ⁽¹⁾ |
|---------|---------------|------------------------|--------------------|-------------|---------------|--------------|--------------|--------------|------------|-----------------------|--|
| Bank 0 | | | | | | | | | | | |
| 00h | INDF | Addressin register) | g this locat | a physical | xxxx xxxx | xxxx xxxx | | | | | |
| 01h | TMR0 | Timer0 M | odule's Reg | jister | | | | | | xxxx xxxx | uuuu uuuu |
| 02h | PCL | Program (| Counter's (F | PC) Least S | Significant B | yte | | | | 0000 0000 | 0000 0000 |
| 03h | STATUS | IRP ⁽²⁾ | RP1 ⁽²⁾ | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 04h | FSR | Indirect da | ata memory | address p | ointer | | | | ı | xxxx xxxx | uuuu uuuu |
| 05h | PORTA | _ | _ | _ | RA4 | RA3 | RA2 | RA1 | RA0 | x 0000 | u 0000 |
| 06h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uuuu uuuu |
| 07h | Unimplemented | | | | | | | | • | _ | _ |
| 08h | Unimplemented | | | | | | | | | _ | _ |
| 09h | Unimplemented | | | | | | | | | _ | _ |
| 0Ah | PCLATH | _ | _ | _ | Write buffe | er for upper | 5 bits of pr | ogram cou | nter | 0 0000 | 0 0000 |
| 0Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | _ | CMIF | _ | _ | - | _ | _ | _ | -0 | -0 |
| 0Dh-1Eh | Unimplemented | | • | | | | | | , | _ | _ |
| 1Fh | CMCON | C2OUT | C10UT | _ | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| Bank 1 | | | • | | | | | | | | |
| 80h | INDF | Addressin register) | g this locat | ion uses co | ntents of F | SR to addre | ess data me | emory (not a | a physical | xxxx xxxx | xxxx xxxx |
| 81h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 82h | PCL | Program (| Counter's (F | PC) Least S | Significant B | yte | | | • | 0000 0000 | 0000 0000 |
| 83h | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 84h | FSR | Indirect da | ata memory | address p | ointer | | | | • | xxxx xxxx | uuuu uuuu |
| 85h | TRISA | _ | _ | _ | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |
| 86h | TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 1111 1111 |
| 87h | Unimplemented | | | | | | | | | _ | _ |
| 88h | Unimplemented | | | | | | | | | _ | _ |
| 89h | Unimplemented | | | | | | | | | _ | _ |
| 8Ah | PCLATH | _ | _ | _ | Write buffe | er for upper | 5 bits of pr | ogram cou | nter | 0 0000 | 0 0000 |
| 8Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 8Ch | PIE1 | _ | CMIE | _ | _ | | _ | _ | _ | -0 | -0 |
| 8Dh | Unimplemented | | | | | | | | | - | - |
| 8Eh | PCON | _ | _ | _ | _ | _ | _ | POR | BOD | 0x | uq |
| 8Fh-9Eh | Unimplemented | | | | | | | | | - | - |
| 90h | EEINTF | _ | _ | _ | _ | _ | EESCL | EESDA | EEVDD | 111 | 111 |
| 9Fh | VRCON | VREN | VROE | VRR | _ | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non power-up) resets include MCLR reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

Note 2: IRP & RPI bits are reserved; always maintain these bits clear.

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the status register as 000uu1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any status bit. For other instructions, not affecting any status bits, see the "Instruction Set Summary".

Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16CE62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.

Note 2: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

| Reserved | Reserved | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x | |
|----------|----------|-------|-----|-----|-------|-------|-------|---------------------------|
| IRP | RP1 | RP0 | TO | PD | Z | DC | С | R = Readable bit |
| bit7 | | | | | | | bit0 | W = Writable bit |
| | | | | | | | | U = Unimplemented bit, |
| | | | | | | | | read as '0' |
| | | | | | | | | -n = Value at POR reset |
| | | | | | | | | -x = Unknown at POR reset |

- bit 7: IRP: The IRP bit is reserved on the PIC16CE62X, always maintain this bit clear.
- bit 6:5 RP<1:0>: Register Bank Select bits (used for direct addressing)
 - 11 = Bank 3 (180h 1FFh)
 - 10 = Bank 2 (100h 17Fh)
 - 01 = Bank 1 (80h FFh)
 - 00 = Bank 0 (00h 7Fh)

Each bank is 128 bytes. The RP1 bit is reserved, always maintain this bit clear.

- bit 4: **TO**: Time-out bit
 - $\texttt{1} = \textbf{After power-up}, \ \texttt{CLRWDT instruction}, \ \textbf{or} \ \texttt{SLEEP instruction}$
 - 0 = A WDT time-out occurred
- bit 3: **PD**: Power-down bit
 - 1 = After power-up or by the CLRWDT instruction
 - 0 = By execution of the SLEEP instruction
- bit 2: Z: Zero bit
 - 1 = The result of an arithmetic or logic operation is zero
 - 0 = The result of an arithmetic or logic operation is not zero
- bit 1: DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed)
 - 1 = A carry-out from the 4th low order bit of the result occurred
 - 0 = No carry-out from the 4th low order bit of the result
- bit 0: **C**: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
 - 1 = A carry-out from the most significant bit of the result occurred 0 = No carry-out from the most significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

4.2.2.2 **OPTION REGISTER**

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT (PSA = 1).

| REGISTE | R 4-2: C | PTION | REGISTI | ER (ADD | RESS 81H | l) | | |
|----------|-------------|------------------|-------------|-------------|---------------|-------------|-------|---|
| | | | | | | | | |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | |
| RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | R = Readable bit |
| bit7 | | | | | | | bit0 | W = Writable bit U = Unimplemented bit, |
| | | | | | | | | read as '0' |
| | | | | | | | | -n = Value at POR reset |
| | | | | | | | | -x = Unknown at POR reset |
| bit 7: | RBPU: PC | RTB Pull | -up Enab | e bit | | | | |
| | 1 = PORT | B pull-ups | s are disal | oled | | | | |
| | 0 = PORT | B pull-ups | s are enat | oled by ind | lividual port | latch value | es | |
| bit 6: | INTEDG: I | nterrupt E | Edge Sele | ct bit | | | | |
| | 1 = Interru | pt on risir | ng edge o | f RB0/INT | pin | | | |
| | 0 = Interru | pt on falli | ng edge c | f RB0/INT | pin | | | |
| bit 5: | TOCS: TM | R0 Clock | Source S | elect bit | | | | |
| | 1 = Transit | ion on RA | A4/T0CKI | pin | | | | |
| | 0 = Interna | al instruct | ion cycle | clock (CL | (OUT) | | | |
| bit 4: | TOSE: TM | R0 Sourc | e Edge S | elect bit | | | | |
| | | | | | on RA4/T00 | CKI pin | | |
| | 0 = Increm | ent on lo | w-to-high | transition | on RA4/T00 | CKI pin | | |
| bit 3: | PSA: Pres | caler Ass | ignment b | oit | | | | |
| | 1 = Presca | | | | | | | |
| | 0 = Presca | aler is ass | signed to t | he Timer0 |) module | | | |
| bit 2-0: | PS<2:0>: | Prescaler | Rate Sel | ect bits | | | | |
| | Bit Value | TMR0 R | ate WD | ΓRate | | | | |
| | 000 | 1:2 | 1 : | | | | | |
| | 001 | 1:4 | 1: | | | | | |
| | 010 | 1:8 | . 1 | | | | | |
| | 011 100 | 1 : 16 1 : 32 | • | : 8 : 16 | | | | |
| | 101 | 1:64 | | 32 | | | | |

1:64

1:128

1:128

1:256

110

4.2.2.3 INTCON REGISTER

The INTCON register is a readable and writable register which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 4-3: INTCON REGISTER (ADDRESS 0BH OR 8BH)

| | | | | (| | | -7 | | | | |
|-------------|---|---|-----------|-------------|----------------------------------|------------|--------------|--------------------|--|--|--|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x | | | | |
| GIE bit7 | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF bit0 | W = U = -n = | Readable bit Writable bit Unimplemented bit, read as '0' Value at POR reset Unknown at POR reset | | |
| bit 7: | | | | | | | | | | | |
| bit 6: | · | | | | | | | | | | |
| bit 5: | TolE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt | | | | | | | | | | |
| bit 4: | 1 = Enabl | 0/INT Exte les the RB bles the RE | 0/INT ext | ernal inter | rupt | | | | | | |
| bit 3: | 1 = Enabl | Port Cha les the RB les the RE | port char | nge interru | pt | | | | | | |
| bit 2: | | | | | | | | | | | |
| bit 1: | | | | | | | | | | | |
| bit 0: | 1 = When | | ne of the | RB<7:4> p | it pins change anged state | d state (m | ust be clea | red in | software) | | |

Note:

4.2.2.4 PIE1 REGISTER

This register contains the individual enable bit for the comparator interrupt.

REGISTER 4-4: PIE1 REGISTER (ADDRESS 8CH)

| | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---|-----|-------|-----|-----|-----|-----|-----|------|
| | _ | CMIE | _ | _ | _ | _ | _ | _ |
| b | it7 | | | | | | • | bit0 |

= Readable bit

W = Writable bit

= Unimplemented bit, read as '0'

= Value at POR reset

-x = Unknown at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: **CMIE**: Comparator Interrupt Enable bit

1 = Enables the Comparator interrupt 0 = Disables the Comparator interrupt

bit 5-0: Unimplemented: Read as '0'

4.2.2.5 PIR1 REGISTER

This register contains the individual flag bit for the comparator interrupt.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-5: PIR1 REGISTER (ADDRESS 0CH)



= Readable bit W = Writable bit

= Unimplemented bit, read as '0'

= Value at POR reset -x = Unknown at POR reset

bit 7: Unimplemented: Read as '0'

CMIF: Comparator Interrupt Flag bit bit 6:

> 1 = Comparator input has changed 0 = Comparator input has not changed


bit 5-0: Unimplemented: Read as '0'

4.2.2.6 **PCON REGISTER**

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR reset, WDT reset or a Brown-out Reset.

Note: BOD is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOD is cleared, indicating a brown-out has occurred. The BOD status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by programming BODEN bit configuration word).

REGISTER 4-6: **PCON REGISTER (ADDRESS 8Eh)**



bit 1: **POR**: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)


BOD: Brown-out Reset Status bit bit 0: 1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

4.3 PCL and PCLATH

The program counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-6 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-6: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, "Implementing a Table Read" (AN556).

4.3.2 STACK

The PIC16CE62X family has an 8 level deep x 13-bit wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instruction/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

4.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-7. However, IRP is not used in the PIC16CE62X.


A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

movlw 0x20 ;initialize pointer movwf FSR ;to RAM NEXT clrf TNDF ;clear INDF register incf FSR ;inc pointer btfss FSR,4 ;all done? NEXT ;no clear next goto ;yes continue

CONTINUE:

FIGURE 4-7: DIRECT/INDIRECT ADDRESSING PIC16CE62X



PIC16CE62X

NOTES:

5.0 I/O PORTS

The PIC16CE62X parts have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the TOCKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a hi- impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (Comparator Control Register) register and the VRCON (Voltage Reference Control Register) register. When selected as a comparator input, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA<1:0> PINS



On reset, the TRISA register is set to all inputs. The digital inputs are disabled and the comparator inputs are forced to ground to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

Note:

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF PORTA ; Initialize PORTA by setting ;output data latches MOVLW 0X07 ; Turn comparators off and MOVWF CMCON ;enable pins for I/O :functions BSF STATUS, RPO; Select Bank1 MOVIW 0x1F : Value used to initialize :data direction MOVWF TRISA ;Set RA<4:0> as inputs ;TRISA<7:5> are always ;read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN




FIGURE 5-3: BLOCK DIAGRAM OF RA3 PIN




FIGURE 5-4: BLOCK DIAGRAM OF RA4 PIN




TABLE 5-1: PORTA FUNCTIONS

| Name | Bit # | Buffer Type | Function | | | |
|--------------|-------|----------------|--|--|--|--|
| RA0/AN0 | bit0 | ST | Input/output or comparator input | | | |
| RA1/AN1 | bit1 | ST | Input/output or comparator input | | | |
| RA2/AN2/VREF | bit2 | ST | Input/output or comparator input or VREF output | | | |
| RA3/AN3 | bit3 | ST | Input/output or comparator input/output | | | |
| RA4/T0CKI | bit4 | ST | Input/output or external clock input for TMR0 or comparator output. Output is open drain type. | | | |

Legend: ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR | Value on All Other Resets |
|---------|-------|-------|-------|-------|--------|--------|--------|--------|--------|------------------|---------------------------------|
| 05h | PORTA | _ | _ | | RA4 | RA3 | RA2 | RA1 | RA0 | x 0000 | u 0000 |
| 85h | TRISA | | _ | _ | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |
| 1Fh | CMCON | C2OUT | C1OUT | _ | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 9Fh | VRCON | VREN | VROE | VRR | _ | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |

Legend: — = Unimplemented locations, read as '0', x = unknown, u = unchanged

Note: Shaded bits are not used by PORTA.

5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a high impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up (\$\approx200 \mu A\$ typical). A single control bit can turn on all the pull-ups. This is done by clearing the \$\overline{RBPU}\$ (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupt on change comparison). The input pins of RB<7:4> are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

FIGURE 5-5: BLOCK DIAGRAM OF RB<7:4> PINS



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552, "Implementing Wake-Up on Key Strokes".)

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-6: BLOCK DIAGRAM OF RB<3:0> PINS




TABLE 5-3: PORTB FUNCTIONS

| Name | Bit # | Buffer Type | Function |
|---------|-------|-----------------------|---|
| RB0/INT | bit0 | TTL/ST ⁽¹⁾ | Input/output or external interrupt input. Internal software programmable weak pull-up. |
| RB1 | bit1 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB2 | bit2 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB3 | bit3 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB4 | bit4 | TTL | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. |
| RB5 | bit5 | TTL | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. |
| RB6 | bit6 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock pin. |
| RB7 | bit7 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data pin. |

Legend: ST = Schmitt Trigger, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. **Note 2:** This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR | Value on All Other Resets |
|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------------|---------------------------------|
| 06h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uuuu uuuu |
| 86h | TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 1111 1111 |
| 81h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: u = unchanged, x = unknown

Note: Shaded bits are not used by PORTB.

5.3 <u>I/O Programming Considerations</u>

5.3.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (i.e., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read modify write instructions (i.e., BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-2 shows the effect of two sequential read-modify-write instructions (i.e., ${\tt BCF}\,,\ {\tt BSF},$ etc.) on an I/O port

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.


EXAMPLE 5-2: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
; Initial PORT settings: PORTB<7:4> Inputs
;
                           PORTB<3:0> Outputs
; PORTB<7:6> have external pull-up and are not
; connected to other circuitry
                           PORT latch PORT pins
    BCF PORTB. 7
                         ; 01pp pppp
                                      11pp pppp
    BCF PORTB, 6
                         ; 10pp pppp
                                      11pp pppp
    BSF STATUS, RPO
    BCF TRISB, 7
                         ; 10pp pppp
                                      11pp pppp
    BCF TRISB, 6
                         ; 10pp pppp
                                      10pp pppp
; Note that the user may have expected the pin
; values to be 00pp pppp. The 2nd BCF caused
; RB7 to be latched as the pin value (High).
```

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-7). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with an NOP or another instruction not accessing this I/O port.





6.0 EEPROM PERIPHERAL OPERATION

The PIC16CE623/624/625 each have 128 bytes of EEPROM data memory. The EEPROM data memory supports a bi-directional, 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), and are mapped to bit1 and bit2, respectively, of the EEINTF register (SFR 90h). In addition, the power to the EEPROM can be controlled using bit0 (EEVDD) of the EEINTF register. For most applications, all that is required is calls to the following functions:

```
; Byte Write: Byte write routine
       Inputs: EEPROM Address
                                 EEADDR
              EEPROM Data
                                 EEDATA
       Outputs: Return 01 in W if OK, else
                  return 00 in W
; Read Current: Read EEPROM at address
currently held by EE device.
       Inputs: NONE
       Outputs:
                 EEPROM Data EEDATA
                  Return 01 in W if OK, else
                  return 00 in W
; Read Random: Read EEPROM byte at supplied
 address
       Inputs: EEPROM Address
                                 EEADDR
       Outputs:
                  EEPROM Data
                                 EEDATA
                  Return 01 in W if OK,
                  else return 00 in W
```

The code for these functions is available on our web site (www.microchip.com). The code will be accessed by either including the source code FL62XINC.ASM or by linking FLASH62X.ASM. FLASH62.IMC provides external definition to the calling program.

6.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the memory.

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.


6.0.2 SERIAL CLOCK

This SCL input is used to synchronize the data transfer to and from the memory.

6.0.3 EEINTF REGISTER

The EEINTF register (SFR 90h) controls the access to the EEPROM. Register 6-1 details the function of each bit. User code must generate the clock and data signals.

REGISTER 6-1: EEINTF REGISTER (ADDRESS 90h)



6.1 Bus Characteristics

In this section, the term "processor" refers to the portion of the PIC16CE62X that interfaces to the EEPROM through software manipulating the EEINTF register. The following **bus protocol** is to be used with the EEPROM data memory.

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted by the EEPROM as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 6-1).

6.1.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

6.1.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

6.1.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

6.1.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the processor and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur, it will replace data in a first-in, first-out fashion.

6.1.5 ACKNOWLEDGE

The EEPROM will generate an acknowledge after the reception of each byte. The processor must generate an extra clock pulse which is associated with this acknowledge bit.

Note: Acknowledge bits are not generated if an internal programming cycle is in progress.

When the EEPROM acknowledges, it pulls down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. The processor must signal an end of data to the EEPROM by not generating an acknowledge bit on the last byte that has been clocked out of the EEPROM. In this case, the EEPROM must leave the data line HIGH to enable the processor to generate the STOP condition (Figure 6-2).

FIGURE 6-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS





FIGURE 6-2: ACKNOWLEDGE TIMING




6.2 <u>Device Addressing</u>

After generating a START condition, the processor transmits a control byte consisting of a EEPROM address and a Read/Write bit that indicates what type of operation is to be performed. The EEPROM address consists of a 4-bit device code (1010) followed by three don't care bits.

The last bit of the control byte determines the operation to be performed. When set to a one, a read operation is selected, and when set to a zero, a write operation is selected. (Figure 6-3). The bus is monitored for its corresponding EEPROM address all the time. It generates an acknowledge bit if the EEPROM address was true and it is not in a programming mode.

FIGURE 6-3: CONTROL BYTE FORMAT



6.3 Write Operations

6.3.1 BYTE WRITE

Following the start signal from the processor, the device code (4 bits), the don't care bits (3 bits), and the R/W bit, which is a logic low, is placed onto the bus by the processor. This indicates to the EEPROM that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the processor is the word address and will be written into the address pointer of the EEPROM. After receiving another acknowledge signal from the EEPROM, the processor will transmit the data word to be written into the addressed memory location. The EEPROM acknowledges again and the processor generates a stop condition. This initiates the internal write cycle, and during this time, the EEPROM will not generate acknowledge signals (Figure 6-5).

6.3.2 PAGE WRITE

The write control byte, word address and the first data byte are transmitted to the EEPROM in the same way as in a byte write. But instead of generating a stop condition, the processor transmits up to eight data bytes to the EEPROM, which are temporarily stored in the onchip page buffer and will be written into the memory after the processor has transmitted a stop condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher order five bits of the word address remains constant. If the processor should transmit more than eight words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received, an internal write cycle will begin (Figure 6-6).

6.4 Acknowledge Polling

Since the EEPROM will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the processor, the EEPROM initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the processor sending a start condition followed by the control byte for a write command (R/ $\overline{W}=0$). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the processor can then proceed with the next read or write command. See Figure 6-4 for flow diagram.

FIGURE 6-4: ACKNOWLEDGE POLLING FLOW




FIGURE 6-5: BYTE WRITE





FIGURE 6-6: PAGE WRITE



6.5 Read Operation

Read operations are initiated in the same way as write operations with the exception that the R/\overline{W} bit of the EEPROM address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

6.6 Current Address Read

The EEPROM contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n $_{\rm H}$ 1. Upon receipt of the EEPROM address with R/W bit set to one, the EEPROM issues an acknowledge and transmits the eight bit data word. The processor will not acknowledge the transfer, but does generate a stop condition and the EEPROM discontinues transmission (Figure 6-7).

6.7 Random Read

Random read operations allow the processor to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the EEPROM as part of a write operation. After the word address is sent, the processor generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the processor issues the control byte again, but with the R/\overline{W} bit set to a one. The EEPROM will then issue an acknowledge and transmits the eight bit data word. The processor will not acknowledge the transfer, but does generate a stop condition and the EEPROM discontinues transmission (Figure 6-8).

6.8 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the EEPROM transmits the first data byte, the processor issues an acknowledge as opposed to a stop condition in a random read. This directs the EEPROM to transmit the next sequentially addressed 8-bit word (Figure 6-9).

To provide sequential reads, the EEPROM contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

6.9 Noise Protection

The EEPROM employs a Vcc threshold detector circuit, which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits, which suppress noise spikes to assure proper device operation even on a noisy bus.

PIC16CE62X

FIGURE 6-7: CURRENT ADDRESS READ




FIGURE 6-8: RANDOM READ





FIGURE 6-9: SEQUENTIAL READ



7.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- · 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In timer mode, the TMR0 will increment every instruction cycle (without prescaler). If Timer0 is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to TMR0.


Counter mode is selected by setting the ToCS bit. In this mode Timer0 will increment either on every rising or falling edge of pin RA4/ToCKI. The incrementing edge is determined by the source edge (ToSE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

7.1 Timer0 Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. See Figure 7-4 for Timer0 interrupt timing.

FIGURE 7-1: TIMERO BLOCK DIAGRAM








FIGURE 7-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2





FIGURE 7-4: **TIMERO INTERRUPT TIMING**



^{2:} Interrupt latency = 3Tcy, where Tcy = instruction cycle time.

^{3:} CLKOUT is available only in RC oscillator mode.

7.2 <u>Using Timer0 with External Clock</u>

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.2.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.

FIGURE 7-5: TIMERO TIMING WITH EXTERNAL CLOCK



- Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc).

 Therefore, the error in measuring the interval between two edges on Timer0 input = ±4Tosc max.
 - 2: External clock if no prescaler selected; prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.


7.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (i.e., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

FIGURE 7-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0→WDT)

```
1.BCF
         STATUS, RPO ;Skip if already in
                      ; Bank 0
                     ;Clear WDT
2 CLRWDT
        TMR0 ;Clear TMR0 & Prescaler STATUS, RP0 ;Bank 1
3.CLRF TMR0
4.BSF
5.MOVLW '00101111'b ;These 3 lines (5, 6, 7)
6.MOVWF OPTION
                     ; are required only if
                     ; desired PS<2:0> are
7.CLRWDT
                    ; 000 or 001
8.MOVLW '00101xxx'b ;Set Postscaler to
9.MOVWF OPTION ; desired WDT rate
10.BCF STATUS, RPO ; Return to Bank 0
```

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 7-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler

BSF STATUS, RPO

MOVLW b'xxxx0xxx' ;Select TMR0, new ;prescale value and ;clock source

MOVWF OPTION_REG
BCF STATUS, RPO

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMERO

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR | Value on All Other Resets |
|---------|--------|----------------------------|--------|-------|--------|--------|--------|--------|--------|------------------|---------------------------------|
| 01h | TMR0 | MR0 Timer0 module register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 0Bh/8Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 81h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 85h | TRISA | _ | _ | _ | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |

Legend: — = Unimplemented locations, read as '0', x = unknown, u = unchanged.

Note: Shaded bits are not used by TMR0 module.

PIC16CE62X

NOTES:

8.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The on-chip voltage reference (Section 9.0) can also be an input to the comparators.

The CMCON register, shown in Register 8-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 8-1.

REGISTER 8-1: CMCON REGISTER (ADDRESS 1Fh)

| R-0 | R-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|----------|---|--|--|----------------------------|-------|-------|-------|--|--|--|
| C2OUT | C10UT | - | _ | CIS | CM2 | CM1 | CM0 | R = Readable bit | | |
| bit7 | | | | | | | bit0 | W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset | | |
| bit 7: | C2OUT : Co 1 = C2 VIN+ 0 = C2 VIN+ | > C2 V | IN- | ut | | | | | | |
| bit 6: | 1 = C1 VIN+ | C10UT: Comparator 1 output . = C1 VIN+ > C1 VIN- . = C1 VIN+ < C1 VIN- | | | | | | | | |
| bit 5-4: | Unimpleme | nted: F | Read as | '0' | | | | | | |
| bit 3: | CIS: Compa When CM 1 = C1 VIN- 0 = C1 VIN- When CM 1 = C1 VIN- C2 VIN- C2 VIN- C2 VIN- | 2:0>: = 0 connections connections connections connections | on: ots to RA ots to RA | A3 A0 A3 A2 A0 | | | | | | |
| bit 2-0: | CM<2:0> : 0 Figure 8-1. | ompara | ator mod | e | | | | | | |

8.1 Comparator Configuration


There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 8-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 13-1.

Note:

Comparator interrupts should be disabled during a comparator mode change, otherwise a false interrupt may occur.

FIGURE 8-1: COMPARATOR I/O OPERATING MODES



The code example in Example 8-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 8-1: INITIALIZING COMPARATOR MODULE

| FLAG_REG | EQU | 0X20 |
|----------|--------------|------------------------------------|
| CLRF | FLAG_REG | ;Init flag register |
| CLRF | PORTA | ;Init PORTA |
| MOVF | CMCON, W | ;Move comparator contents to W |
| ANDLW | 0xC0 | ;Mask comparator bits |
| IORWF | FLAG_REG,F | ;Store bits in flag register |
| MOVLW | 0x03 | ;Init comparator mode |
| MOVWF | CMCON | ; CM<2:0> = 011 |
| BSF | STATUS, RPO | ;Select Bank1 |
| MOVLW | 0x07 | ;Initialize data direction |
| MOVWF | TRISA | ;Set RA<2:0> as inputs |
| | | ;RA<4:3> as outputs |
| | | ;TRISA<7:5> always read '0' |
| BCF | STATUS, RPO | ;Select Bank 0 |
| CALL | DELAY 10 | ;10µs delay |
| MOVF | CMCON, F | ; Read CMCONtoend change condition |
| BCF | PIR1,CMIF | ;Clear pending interrupts |
| BSF | STATUS, RPO | ;Select Bank 1 |
| BSF | PIE1,CMIE | ;Enable comparator interrupts |
| BCF | STATUS, RP0 | ;Select Bank 0 |
| BSF | INTCON, PEIE | ;Enable peripheral interrupts |
| BSF | INTCON, GIE | ;Global interrupt enable |


8.2 <u>Comparator Operation</u>

A single comparator is shown in Figure 8-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 8-2 represent the uncertainty due to input offsets and response time.

8.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 8-2).

FIGURE 8-2: SINGLE COMPARATOR



8.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD and can be applied to either pin of the comparator(s).

8.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 13, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 8-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

8.4 **Comparator Response Time**

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs, otherwise the maximum delay of the comparators should be used (Table 13-1).

8.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 8-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.




FIGURE 8-3: **COMPARATOR OUTPUT BLOCK DIAGRAM**

8.6 <u>Comparator Interrupts</u>

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<6>) interrupt flag may not get set.

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

8.7 <u>Comparator Operation During SLEEP</u>

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from SLEEP mode when enabled. While the comparator is powered-up, higher sleep currents than shown in the power down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering sleep. If the device wakes-up from sleep, the contents of the CMCON register are not affected.


8.8 Effects of a RESET

A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered-down during the reset interval.

8.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k $\!\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 8-4: ANALOG INPUT MODEL



PIC16CE62X

TABLE 8-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR | Value on All Other Resets |
|---------|--------|-------|-------|-------|--------|--------|--------|--------|--------|------------------|---------------------------------|
| 1Fh | CMCON | C2OUT | C1OUT | _ | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 9Fh | VRCON | VREN | VROE | VRR | _ | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |
| 0Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | _ | CMIF | _ | _ | _ | | _ | _ | -0 | -0 |
| 8Ch | PIE1 | _ | CMIE | _ | _ | _ | | _ | _ | -0 | -0 |
| 85h | TRISA | _ | | | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |

Legend: - = Unimplemented, read as "0", x = Unknown, u = unchanged

9.0 VOLTAGE REFERENCE MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 9-1. The block diagram is given in Figure 9-1.

9.1 Configuring the Voltage Reference

The Voltage Reference can output 16 distinct voltage levels for each range.

The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 1: VREF = (VR < 3:0 > /24) x VDD


if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 13-1). Example 9-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

REGISTER 9-1: VRCON REGISTER (ADDRESS 9Fh)

| LGISTE | 11 3-1. V | ncon n | LGIST | LN (ADD | NESS SF | 11) | | | |
|---|--|------------|----------|-----------------|---------|-----------------|-----------------|--|--|
| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| VREN | VROE | VRR | | V _{R3} | VR2 | V _{R1} | V _{R0} | R = Readable bit | |
| bit7 | | | | | | | bit0 | W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset | |
| bit 7: VREN: VREF Enable 1 = VREF circuit powered on 0 = VREF circuit powered down, no IDD drain | | | | | | | | | |
| bit 6: | • | | | | | | | | |
| bit 5: | Van: VREF Range selection 1 = Low Range 0 = High Range | | | | | | | | |
| bit 4: | Unimplem | ented: Re | ad as '0 | ľ | | | | | |
| bit 3-0: | | VRR = 1: V | REF = (\ | /R<3:0>/ 2 | • | 32) * Vdd | | | |

FIGURE 9-1: VOLTAGE REFERENCE BLOCK DIAGRAM



EXAMPLE 9-1: VOLTAGE REFERENCE CONFIGURATION

| MOVLW | 0x02 | ; | 4 Inputs Muxed |
|-------|-------------|---|----------------|
| MOVWF | CMCON | ; | to 2 comps. |
| BSF | STATUS, RP0 | ; | go to Bank 1 |
| MOVLW | 0x07 | ; | RA3-RA0 are |
| MOVWF | TRISA | ; | outputs |
| MOVLW | 0xA6 | ; | enable VREF |
| MOVWF | VRCON | ; | low range |
| | | ; | set VR<3:0>=6 |
| BCF | STATUS, RPO | ; | go to Bank 0 |
| CALL | DELAY10 | ; | 10µs delay |

9.2 Voltage Reference Accuracy/Error

The full range of Vss to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 9-1) keep VREF from approaching Vss or VDD. The Voltage Reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The absolute accuracy of the Voltage Reference can be found in Table 13-2.

9.3 Operation During Sleep

When the device wakes up from sleep through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the Voltage Reference should be disabled.

9.4 Effects of a Reset

A device reset disables the Voltage Reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

9.5 Connection Considerations

The Voltage Reference Module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the Voltage Reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference output for external connections to VREF. Figure 9-2 shows an example buffering technique.

FIGURE 9-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 9-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value On POR / BOD | Value On All Other Resets |
|---------|-------|-------|-------|-------|--------|--------|--------|--------|--------|-----------------------|---------------------------------|
| 9Fh | VRCON | VREN | VROE | VRR | _ | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |
| 1Fh | CMCON | C2OUT | C1OUT | _ | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 85h | TRISA | _ | | _ | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |

Legend: - = Unimplemented, read as "0"

10.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real time applications are what sets a microcontroller apart from other processors. The PIC16CE62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. Reset

Power-on Reset (POR) Power-up Timer (PWRT) Oscillator Start-Up Timer (OST) Brown-out Reset (BOD)

- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-circuit serial programming

The PIC16CE62X has a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, and is designed to keep the part in reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which provides at least a 72 ms reset. With these three functions on-chip, most applications need no external reset circuitry.


The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h – 3FFFh), which can be accessed only during programming.

REGISTER 10-1: CONFIGURATION WORD



10.2 <u>Oscillator Configurations</u>

10.2.1 OSCILLATOR TYPES

The PIC16CE62X can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator


• HS High Speed Crystal/Resonator

• RC Resistor/Capacitor

10.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 10-1). The PIC16CE62X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 10-2).

FIGURE 10-1: CRYSTAL OPERATION
(OR CERAMIC RESONATOR)
(HS, XT OR LP OSC
CONFIGURATION)



See Table 10-1 and Table 10-2 for recommended values of C1 and C2.

Note: A series resistor may be required for AT strip cut crystals.

FIGURE 10-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 10-1: CERAMIC RESONATORS, PIC16CE62X

| Ranges Tested: | | | | | | | | |
|----------------|----------|-------------|-------------|--|--|--|--|--|
| Mode | Freq | OSC1 | OSC2 | | | | | |
| XT | 455 kHz | 68 - 100 pF | 68 - 100 pF | | | | | |
| | 2.0 MHz | 15 - 68 pF | 15 - 68 pF | | | | | |
| | 4.0 MHz | 15 - 68 pF | 15 - 68 pF | | | | | |
| HS | 8.0 MHz | 10 - 68 pF | 10 - 68 pF | | | | | |
| | 16.0 MHz | 10 - 22 pF | 10 - 22 pF | | | | | |

These values are for design guidance only. See notes at bottom of page.

TABLE 10-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR, PIC16CE62X

| Osc Type | Crystal Cap. Range Freq C1 | | Cap. Range C2 |
|----------|-------------------------------|----------|------------------|
| LP | 32 kHz | 33 pF | 33 pF |
| | 200 kHz | 15 pF | 15 pF |
| XT | 200 kHz | 47-68 pF | 47-68 pF |
| | 1 MHz | 15 pF | 15 pF |
| | 4 MHz | 15 pF | 15 pF |
| HS | 4 MHz | 15 pF | 15 pF |
| | 8 MHz | 15-33 pF | 15-33 pF |
| | 20 MHz | 15-33 pF | 15-33 pF |

These values are for design guidance only. See notes at bottom of page.

- Recommended values of C1 and C2 are identical to the ranges tested table.
- 2. Higher capacitance increases the stability of oscillator, but also increases the start-up time.
- Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.

10.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance or one with parallel resonance.

Figure 10-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The $4.7~k\Omega$ resistor provides the negative feedback for stability. The $10~k\Omega$ potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 10-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 10-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 10-4: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



10.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 10-5 shows how the R/C combination is connected to the PIC16CE62X. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (i.e., 1 $M\Omega$), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 14.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 14.0 for variation of oscillator frequency due to VDD for given Rext/Cext values, as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin and can be used for test purposes or to synchronize other logic (Figure 3-2 for waveform).

FIGURE 10-5: RC OSCILLATOR MODE



10.3 Reset

The PIC16CE62X differentiates between various kinds of reset:

- a) Power-on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT reset (normal operation)
- e) WDT wake-up (SLEEP)
- f) Brown-out Reset (BOD)


Some registers are not affected in any reset condition. Their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset

state" on Power-on reset, MCLR reset, WDT reset and MCLR reset during SLEEP. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different reset situations as indicated in Table 10-4. These bits are used in software to determine the nature of the reset. See Table 10-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 10-6.

The MCLR reset path has a noise filter to detect and ignore small pulses. See Table 13-5 for pulse width specification.

FIGURE 10-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



10.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOD)

10.4.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See electrical specifications for details.

The POR circuit does not produce an internal reset when VDD declines.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting".

10.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

The Power-Up Time delay will vary from chip-to-chip and due to VDD, temperature and process variation. See DC parameters for details.

10.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on power-on reset or wake-up from SLEEP.


10.4.4 BROWN-OUT RESET (BOD)

The PIC16CE62X members have on-chip Brown-out Reset circuitry. A configuration bit, BOREN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (refer to BVDD parameter D005) for greater than parameter (TBOR) in Table 13-5, the brown-out situation will reset the chip. A reset won't occur if VDD falls below 4.0V for less than parameter (TBOR).

On any reset (Power-on, Brown-out, Watch-dog, etc.) the chip will remain in reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in reset an additional 72 ms.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-Up Timer will execute a 72 ms reset. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 10-7 shows typical Brown-out situations.





10.4.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired, then OST is activated. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in RC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 10-8, Figure 10-9 and Figure 10-10 depict time-out sequences.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 10-9). This is useful for testing purposes or to synchronize more than one PIC® device operating in parallel.

Table 10-5 shows the reset conditions for some special registers, while Table 10-6 shows the reset conditions for all the registers.

10.4.6 POWER CONTROL (PCON)/STATUS REGISTER

The power control/status register, PCON (address 8Eh) has two bits.

Bit0 is \overline{BOR} (Brown-out). \overline{BOR} is unknown on power-on-reset. It must then be set by the user and checked on subsequent resets to see if $\overline{BOR}=0$ indicating that a brown-out has occurred. The \overline{BOR} status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by setting BODEN bit = 0 in the Configuration word).

Bit1 is \overline{POR} (Power-on-reset). It is a '0' on power-on-reset and unaffected otherwise. The user must write a '1' to this bit following a power-on-reset. On a subsequent reset, if \overline{POR} is '0', it will indicate that a power-on-reset must have occurred (VDD may have gone too low).

TABLE 10-3: TIME-OUT IN VARIOUS SITUATIONS

| Oscillator Configuration | Powe | er-up | Brown-out Reset | Wake-up | |
|--------------------------|-------------------|-----------|-------------------|------------|--|
| Oscillator Configuration | PWRTE = 0 | PWRTE = 1 | Brown-out Heset | from SLEEP | |
| XT, HS, LP | 72 ms + 1024 Tosc | 1024 Tosc | 72 ms + 1024 Tosc | 1024 Tosc | |
| RC | 72 ms | _ | 72 ms | _ | |

TABLE 10-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

| POR | BOR | TO | PD | | |
|-----|-----|----|----|------------------------------------|--|
| 0 | X | 1 | 1 | Power-on-reset | |
| 0 | Х | 0 | Х | Illegal, TO is set on POR | |
| 0 | Х | Х | 0 | Illegal, PD is set on POR | |
| 1 | 0 | Х | Х | Brown-out Reset | |
| 1 | 1 | 0 | u | WDT Reset | |
| 1 | 1 | 0 | 0 | WDT Wake-up | |
| 1 | 1 | u | u | MCLR reset during normal operation | |
| 1 | 1 | 1 | 0 | MCLR reset during SLEEP | |

Legend: x = unknown, u = unchanged

TABLE 10-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|--------------------|------------------|
| Power-on Reset | 000h | 0001 1xxx | 0x |
| MCLR reset during normal operation | 000h | 000u uuuu | uu |
| MCLR reset during SLEEP | 000h | 0001 0uuu | uu |
| WDT reset | 000h | 0000 uuuu | uu |
| WDT Wake-up | PC + 1 | uuu0 0uuu | uu |
| Brown-out Reset | 000h | 000x xuuu | u0 |
| Interrupt Wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuu1 0uuu | uu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set and the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

TABLE 10-6: INITIALIZATION CONDITION FOR REGISTERS

| Register | Address | Power-on Reset | MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Reset (1) | Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out |
|----------|---------|----------------|--|--|
| W | - | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INDF | 00h | - | - | - |
| TMR0 | 01h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCL | 02h | 0000 0000 | 0000 0000 | PC + 1 ⁽³⁾ |
| STATUS | 03h | 0001 1xxx | 000q quuu ⁽⁴⁾ | uuuq quuu ⁽⁴⁾ |
| FSR | 04h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTA | 05h | x xxxx | u uuuu | u uuuu |
| PORTB | 06h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CMCON | 1Fh | 00 0000 | 00 0000 | uu uuuu |
| PCLATH | 0Ah | 0 0000 | 0 0000 | u uuuu |
| INTCON | 0Bh | 0000 000x | 0000 000u | uuuu uqqq ⁽²⁾ |
| PIR1 | 0Ch | -0 | -0 | -q (2,5) |
| OPTION | 81h | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISA | 85h | 1 1111 | 1 1111 | u uuuu |
| TRISB | 86h | 1111 1111 | 1111 1111 | uuuu uuuu |
| PIE1 | 8Ch | -0 | -0 | -u |
| PCON | 8Eh | 0x | uq ^(1,6) | uu |
| EEINTF | 90h | 111 | 111 | 111 |
| VRCON | 9Fh | 000- 0000 | 000- 0000 | uuu- uuuu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

- Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
 - 2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
 - 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
 - 4: See Table 10-5 for reset value for specific condition.
 - 5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = 1.
 - **6:** If reset was due to brown-out, then PCON bit 0 = 0. All other resets will cause bit 0 = u.

FIGURE 10-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 10-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 10-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 10-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External power-on reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: < 40 k Ω is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to $1 \text{ k}\Omega$ will limit any current flowing into $\overline{\text{MCLR}}$ from external capacitor C in the event of $\overline{\text{MCLR}}/\text{VPP}$ pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 10-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - **2:** Internal Brown-out Reset circuitry should be disabled when using this circuit.

FIGURE 10-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2




Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD X} = \frac{R1}{R1 + R2} = 0.7 V$$

- 2: Internal brown-out detection should be disabled when using this circuit.
- **3:** Resistors should be adjusted for the characteristics of the transistor.

FIGURE 10-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active reset pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

10.5 Interrupts

The PIC16CE62X has 4 sources of interrupt:

- · External interrupt RB0/INT
- TMR0 overflow interrupt
- PortB change interrupts (pins RB<7:4>)
- · Comparator interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which re-enable RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.


When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. Once in the interrupt service routine, the source(s) of

the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs (Figure 10-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.

FIGURE 10-15: INTERRUPT LOGIC



10.5.1 RB0/INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered; either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 10.8 for details on SLEEP and Figure 10-19 for timing of wake-up from SLEEP through RB0/INT interrupt.

10.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 7.0.

10.5.3 PORTB INTERRUPT


An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

10.5.4 COMPARATOR INTERRUPT

See Section 8.6 for complete description of comparator interrupts.

FIGURE 10-16: INT PIN INTERRUPT TIMING



10.6 <u>Context Saving During Interrupts</u>

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e. W register and STATUS register). This will have to be implemented in software.

Example 10-1 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x70 in Bank 0 and it must also be defined at 0xF0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 10-1:

- · Stores the W register
- · Stores the STATUS register in Bank 0
- · Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 10-1: SAVING THE STATUS AND W REGISTERS IN RAM

| MOVWF | W_TEMP | <pre>;copy W to temp register, ;could be in either bank</pre> |
|-------|---------------|---|
| SWAPF | STATUS, W | ;swap status to be saved into W |
| BCF | STATUS, RPO | ;change to bank 0 regardless ;of current bank |
| MOVWF | STATUS_TEMP | ;save status to bank 0 ;register |
| : | | |
| : | (ISR) | |
| : | | |
| SWAPF | STATUS_TEMP,W | <pre>;swap STATUS_TEMP register ;into W, sets bank to original ;state</pre> |
| MOVWF | STATUS | ;move W into STATUS register |
| SWAPF | W_TEMP,F | ;swap W_TEMP |
| SWAPF | W_TEMP,W | ;swap W_TEMP into W |
| | | |

10.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device have been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 10.1).

10.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

10.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

FIGURE 10-17: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 10-18: SUMMARY OF WATCHDOG TIMER REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|--------------|-------|--------|-------|-------|-------|-------|-------|-------|
| 2007h | Config. bits | _ | BOREN | CP1 | CP0 | PWRTE | WDTE | FOSC1 | FOSC0 |
| 81h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |

Legend: -= Unimplemented location, read as "0", + = Reserved for future use

Note: Shaded cells are not used by the Watchdog Timer.

10.8 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit in the STATUS register is cleared, the \overline{TO} bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or Vss, with no external circuitry drawing current from the I/O pin, and the comparators and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note: It should be noted that a RESET generated by a WDT time-out does not drive MCLR pin low.

10.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- External reset input on MCLR pin
- Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RB0/INT pin, RB Port change, or the Peripheral Interrupt (Comparator).


The first event will cause a device reset. The two latter events are considered a continuation of program execution. The $\overline{10}$ and \overline{PD} bits in the STATUS register can be used to determine the cause of device reset. \overline{PD} bit, which is set on power-up is cleared when SLEEP is invoked. $\overline{10}$ bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from sleep. The sleep instruction is completely executed.

The WDT is cleared when the device wakes-up from sleep, regardless of the source of wake-up.

FIGURE 10-19: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale) This delay does not occur for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

10.9 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

10.10 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. Only the least significant 4 bits of the ID locations are used.

10.11 In-Circuit Serial Programming


The PIC16CE62X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X/9XX Programming Specifications (Literature #DS30228).

A typical in-circuit serial programming connection is shown in Figure 10-20.

FIGURE 10-20: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



11.0 INSTRUCTION SET SUMMARY

Each PIC16CE62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CE62X instruction set summary in Table 11-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 11-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|---------------|--|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| х | Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1 |
| label | Label name |
| TOS | Top of Stack |
| PC | Program Counter |
| PCLATH | Program Counter High Latch |
| GIE | Global Interrupt Enable bit |
| WDT | Watchdog Timer/Counter |
| TO | Time-out bit |
| PD | Power-down bit |
| dest | Destination either the W register or the specified register file location |
| [] | Options |
| () | Contents |
| \rightarrow | Assigned to |
| <> | Register bit field |
| € | In the set of |
| italics | User defined term (font is courier) |

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 11-1 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the three general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC[®] MCU products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS



PIC16CE62X

TABLE 11-2: PIC16CE62X INSTRUCTION SET

| Mnemonic, | | Description | Cycles | 14-Bit Opcode | | | Status | Notes | |
|-----------|---------|------------------------------|--------|---------------|------|------|--------|----------|-------|
| Operands | | | | MSb | | | LSb | Affected | |
| BYTE-ORIE | NTED | FILE REGISTER OPERATIONS | | | | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0000 | 0011 | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 0.0 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 0.0 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 0.0 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 0.0 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 0.0 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 0.0 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 0.0 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 0.0 | 1110 | dfff | ffff | | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| BIT-ORIEN | TED FIL | E REGISTER OPERATIONS | • | • | | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| LITERAL A | ND CO | NTROL OPERATIONS | ı | | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 0.0 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 0.0 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 0.0 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | | kkkk | | Z | |
| | | | l | <u> </u> | | | | | |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

11.1 <u>Instruction Descriptions</u>

| ADDLW | Add Literal and W | | | | | |
|------------------|---|--|--|--|--|--|
| Syntax: | [label] ADDLW k | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | |
| Operation: | $(W) + k \to (W)$ | | | | | |
| Status Affected: | C, DC, Z | | | | | |
| Encoding: | 11 111x kkkk kkkk | | | | | |
| Description: | The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | ADDLW 0x15 | | | | | |
| | Before Instruction $W = 0x10$ After Instruction $W = 0x25$ | | | | | |

| ANDLW | AND Literal with W | | | | | |
|------------------|---|---------------------|------|------|--|--|
| Syntax: | [label] ANDLW k | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | |
| Operation: | (W) .AND. | $(k) \rightarrow ($ | W) | | | |
| Status Affected: | Z | | | | | |
| Encoding: | 11 | 1001 | kkkk | kkkk | | |
| Description: | The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | ANDLW | 0x5F | | | | |
| | Before Instruction W = 0xA3 After Instruction W = 0x03 | | | | | |

| ADDWF | Add W and f | | | | | |
|------------------|--|--------------|----------------------|------|--|--|
| Syntax: | [label] ADDWF f,d | | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | | |
| Operation: | (W) + (f) - | → (dest) | | | | |
| Status Affected: | C, DC, Z | | | | | |
| Encoding: | 0.0 | 0111 | dfff | ffff | | |
| Description: | Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | ADDWF | FSR, | 0 | | | |
| | After Inst | W = FSR = | 0x17 0xC2 0xD9 | | | |

| ANDWF | AND W with f | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [label] ANDWF f,d | | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | | |
| Operation: | (W) .AND. (f) \rightarrow (dest) | | | | | |
| Status Affected: | Z | | | | | |
| Encoding: | 00 0101 dfff ffff | | | | | |
| Description: | AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | ANDWF FSR, 1 | | | | | |
| | Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02 | | | | | |

PIC16CE62X

| BCF | Bit Clear | f | | | B S | |
|------------------|----------------------------------|---|------------|------|---------------|--|
| Syntax: | [label] B | [label] BCF f,b | | | | |
| Operands: | $0 \le f \le 12$ $0 \le b \le 7$ | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | | | |
| Operation: | $0 \rightarrow (f < b)$ | >) | | | C | |
| Status Affected: | None | | | | S | |
| Encoding: | 01 | 00bb | bfff | ffff | E | |
| Description: | Bit 'b' in re | gister 'f' is | s cleared. | | D | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | BCF | FLAG_ | REG, 7 | | | |
| | Before In | | | | | |
| | After Inst | _ | EG = 0xC7 | | V | |
| | | | EG = 0x47 | | С | |
| | | | | | E | |

| BTFSC | Bit Test, Skip if Clear | | | | | | |
|------------------|--|--|---|-----------------|--|--|--|
| Syntax: | [label] B | STFSC f,b |) | | | | |
| Operands: | $0 \le f \le 127$ $0 \le b \le 7$ | | | | | | |
| Operation: | skip if $(f < b >) = 0$ | | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 01 | 10bb | bfff | ffff | | | |
| Description: | instruction If bit 'b' is ' fetched du execution i executed i | register 'f' is is skipped. 0', then the ring the cur is discarded nstead, malinstruction. | next instru rent instru d, and a NO | uction ction | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1(2) | | | | | | |
| Example | HERE FALSE TRUE | | FLAG,1 PROCESS_ | _CODE | | | |
| | Before Instruction PC = address HERE After Instruction if FLAG<1>= 0, PC = address TRUE if FLAG<1>=1, PC = address FALSE | | | | | | |

| BSF | Bit Set f | | | | | |
|------------------|---------------------------------------|---------------|--------|------|--|--|
| Syntax: | [label] BSF f,b | | | | | |
| Operands: | $0 \le f \le 127$ $0 \le b \le 7$ | | | | | |
| Operation: | $1 \rightarrow (f < b >)$ | | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 01 | 01bb | bfff | ffff | | |
| Description: | Bit 'b' in re | gister 'f' is | s set. | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | BSF | FLAG_F | REG, 7 | | | |
| | Before Instruction FLAG_REG = 0x0A | | | | | |

After Instruction

FLAG_REG = 0x8A

| BTFSS | Bit Test 1 | f, Skip if S | Set | |
|------------------|--|--|---|---------------------------|
| Syntax: | [label] BTFSS f,b | | | |
| Operands: | $0 \le f \le 12$ $0 \le b < 7$ | 27 | | |
| Operation: | skip if (f< | b>) = 1 | | |
| Status Affected: | None | | | |
| Encoding: | 01 | 11bb | bfff | ffff |
| Description: | instruction If bit 'b' is ' fetched du execution, executed i | register 'f' is is skipped. 1', then the ring the cuits discardenstead, mainstruction. | next instru rrent instru d and a No | uction action OP is |
| Words: | 1 | | | |
| Cycles: | 1(2) | | | |
| Example | HERE FALSE TRUE | | FLAG,1 PROCESS_ | _CODE |
| | After Inst | PC = aruction if FLAG<1> PC = arufti | ·= 0, address F | |

| CLRF | Clear f |
|------------------|--|
| Syntax: | [label] CLRF f |
| Operands: | $0 \leq f \leq 127$ |
| Operation: | $00h \rightarrow (f)$ $1 \rightarrow Z$ |
| Status Affected: | Z |
| Encoding: | 00 0001 1fff ffff |
| Description: | The contents of register 'f' are cleared and the Z bit is set. |
| Words: | 1 |
| Cycles: | 1 |
| Example | CLRF FLAG_REG |
| | Before Instruction |
| | FLAG_REG = 0x5A |
| | After Instruction FLAG REG = 0x00 |
| | Z = 1 |
| | |
| | |
| | |
| | |
| | |
| | |

| CALL | Call Subroutine | | |
|------------------|---|--|--|
| Syntax: | [label] CALL k | | |
| Operands: | $0 \leq k \leq 2047$ | | |
| Operation: | (PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11> | | |
| Status Affected: | None | | |
| Encoding: | 10 0kkk kkkk kkkk | | |
| Description: | Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction. | | |
| Words: | 1 | | |
| Cycles: | 2 | | |
| Example | HERE CALL THERE | | |
| | Before Instruction PC = Address HERE After Instruction | | |

PC = Address THERE TOS = Address HERE+1

| CLRW | Clear W |
|------------------|--|
| Syntax: | [label] CLRW |
| Operands: | None |
| Operation: | $00h \to (W)$ $1 \to Z$ |
| Status Affected: | Z |
| Encoding: | 00 0001 0000 0011 |
| Description: | W register is cleared. Zero bit (Z) is set. |
| Words: | 1 |
| Cycles: | 1 |
| Example | CLRW |
| | Before Instruction W = 0x5A After Instruction W = 0x00 Z = 1 |

PIC16CE62X

| CLRWDT | Clear Wa | atchdog | Timer | |
|------------------|--|------------------|-----------|--------|
| Syntax: | [label] | [label] CLRWDT | | |
| Operands: | None | | | |
| Operation: | $00h \rightarrow WD$ $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$ | | ler, | |
| Status Affected: | \overline{TO} , \overline{PD} | | | |
| Encoding: | 0 0 | 0000 | 0110 | 0100 |
| Description: | CLRWDT in Watchdog prescaler and PD and | Timer. It a | also rese | ts the |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | CLRWDT | | | |
| | Before In | WDT cou | | ? |
| | Alter III3 | WDT cou | nter = | 0x00 |
| | | WDT pres | scaler= | 0 |
| | | TO | = | 1 |
| | | PD | = | 1 |

| DECF | Decrement f |
|------------------|--|
| Syntax: | [label] DECF f,d |
| Operands: | $\begin{aligned} 0 &\leq f \leq 127 \\ d &\in \left[0,1\right] \end{aligned}$ |
| Operation: | (f) - 1 \rightarrow (dest) |
| Status Affected: | Z |
| Encoding: | 00 0011 dfff ffff |
| Description: | Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |
| Words: | 1 |
| Cycles: | 1 |
| Example | DECF CNT, 1 |
| | Before Instruction $ \begin{array}{ccc} CNT & = & 0x01 \\ Z & = & 0 \end{array} $ After Instruction $ \begin{array}{ccc} CNT & = & 0x00 \\ Z & = & 1 \end{array} $ |

| COMF | Compler | nent f | | | |
|------------------|--|------------------------------|-------------------|----------------------|------|
| Syntax: | [label] | COMF | f,d | | |
| Operands: | $0 \le f \le 12$ $d \in [0,1]$ | 27 | | | |
| Operation: | $(\overline{f}) \rightarrow (de)$ | st) | | | |
| Status Affected: | Z | | | | |
| Encoding: | 00 | 1001 | dff | f | ffff |
| Description: | The content complement stored in V stored back | nted. If 'd' V. If 'd' is | ' is 0, 1, the | the re | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | COMF | REG | 31,0 | | |
| | After Inst | REG1 | = | 0x13 0x13 0xEC | |

| DECFSZ | Decrement f, Skip if 0 | | |
|------------------|---|--|--|
| Syntax: | [label] DECFSZ f,d | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | |
| Operation: | (f) - 1 \rightarrow (dest); skip if result = 0 | | |
| Status Affected: | None | | |
| Encoding: | 00 1011 dfff ffff | | |
| Description: | The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. | | |
| Words: | 1 | | |
| Cycles: | 1(2) | | |
| Example | HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • | | |
| | Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0, PC = address HERE+1 | | |

| GOTO | Unconditional Branch |
|------------------|--|
| Syntax: | [label] GOTO k |
| Operands: | $0 \leq k \leq 2047$ |
| Operation: | $k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11> |
| Status Affected: | None |
| Encoding: | 10 1kkk kkkk kkkk |
| Description: | GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction. |
| Words: | 1 |
| Cycles: | 2 |
| Example | GOTO THERE |
| | After Instruction PC = Address THERE |

| INCFSZ | Increment f, Skip if 0 |
|------------------|---|
| Syntax: | [label] INCFSZ f,d |
| Operands: | $\begin{aligned} 0 &\leq f \leq 127 \\ d &\in [0,1] \end{aligned}$ |
| Operation: | (f) + 1 \rightarrow (dest), skip if result = 0 |
| Status Affected: | None |
| Encoding: | 00 1111 dfff ffff |
| Description: | The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. |
| Words: | 1 |
| Cycles: | 1(2) |
| Example | HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • • |
| | $\begin{array}{lll} \mbox{Before Instruction} & \mbox{PC} & = & \mbox{address HERE} \\ \mbox{After Instruction} & \mbox{CNT} & = & \mbox{CNT} + 1 \\ \mbox{if CNT=} & 0, & \mbox{PC} & = & \mbox{address CONTINUE} \\ \mbox{if CNT\neq} & 0, & \mbox{PC} & = & \mbox{address HERE} & +1 \\ \end{array}$ |

| INCF | Increment f | | |
|------------------|--|--|--|
| Syntax: | [label] INCF f,d | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | |
| Operation: | $(f) + 1 \rightarrow (dest)$ | | |
| Status Affected: | Z | | |
| Encoding: | 00 1010 dfff ffff | | |
| Description: | The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. | | |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Example | INCF CNT, 1 | | |
| | Before Instruction CNT = 0xFF Z = 0 After Instruction CNT = 0x00 | | |

Z

= 1

| IORLW | Inclusive OR Literal with W |
|------------------|--|
| Syntax: | [label] IORLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .OR. $k \rightarrow (W)$ |
| Status Affected: | Z |
| Encoding: | 11 1000 kkkk kkkk |
| Description: | The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register. |
| Words: | 1 |
| Cycles: | 1 |
| Example | IORLW 0x35 |
| | Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1 |

PIC16CE62X

| IORWF | Inclusive OR W with f | | | |
|------------------|--|----------------------------------|----------------|--|
| Syntax: | [label] IORWF | f,d | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | |
| Operation: | (W) .OR. (f) \rightarrow (c) | lest) | | |
| Status Affected: | Z | | | |
| Encoding: | 00 0100 | dfff | ffff | |
| Description: | Inclusive OR the W register 'f'. If 'd' is 0 placed in the W regresult is placed bac | , the result gister. If 'd' i | is s 1, the | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | IORWF | RESULT, | 0 | |
| | Before Instruction RESULT W After Instruction RESULT W Z | = 0x13 = 0x91 | 3 | |
| | | | | |

| MOVF | Move f | | | |
|------------------|--|------|-------------|---------|
| Syntax: | [label] | MOVF | f,d | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$ | 7 | | |
| Operation: | $(f) \rightarrow (dest)$ | | | |
| Status Affected: | Z | | | |
| Encoding: | 00 | 1000 | dfff | ffff |
| Description: | The contents of register f are moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | MOVF | FSR, | 0 | |
| | | | ie in FSR r | egister |

| MOVLW | Move Lit | eral to V | V | |
|------------------|---------------------------------|----------------|------|------|
| Syntax: | [label] | MOVLW | / k | |
| Operands: | $0 \le k \le 25$ | 55 | | |
| Operation: | $k\to(W)$ | | | |
| Status Affected: | None | | | |
| Encoding: | 11 | 00xx | kkkk | kkkk |
| Description: | The eight register. The as 0's. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | MOVLW | 0x5A | | |
| | After Inst | ruction W = | 0x5A | |

| MOVWF | Move W to f | | |
|------------------|--|--|--|
| Syntax: | [label] MOVWF f | | |
| Operands: | $0 \leq f \leq 127$ | | |
| Operation: | $(W) \rightarrow (f)$ | | |
| Status Affected: | None | | |
| Encoding: | 00 0000 lfff ffff | | |
| Description: | Move data from W register to register 'f'. | | |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Example | MOVWF OPTION | | |
| | Defore Instruction | | |

NOP **No Operation** Syntax: [label] NOP Operands: None Operation: No operation Status Affected: None Encoding: 0000 0000 00 0xx0Description: No operation. Words: 1 Cycles: 1 Example NOP

RETFIE Return from Interrupt Syntax: [label] RETFIE Operands: None Operation: $TOS \rightarrow PC$, $1 \rightarrow GIE$ Status Affected: None Encoding: 0000 0000 Return from Interrupt. Stack is POPed Description: and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction. Words: 1 Cycles: 2 Example RETFIE After Interrupt TOS PC = GIE =

| OPTION | Load Option Register |
|------------------------------|--|
| Syntax: | [label] OPTION |
| Operands: | None |
| Operation: | $(W) \rightarrow OPTION$ |
| Status Affected: | None |
| Encoding: | 00 0000 0110 0010 |
| Description: Words: Cycles: | The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it. |
| Example | To maintain upward compatibility with future PIC® MCU products, do not use this instruction. |

| RETLW | Return with Literal | in W |
|------------------|--|---|
| Syntax: | [label] RETLW l | < |
| Operands: | $0 \le k \le 255$ | |
| Operation: | $k \to (W); \\ TOS \to PC$ | |
| Status Affected: | None | |
| Encoding: | 11 01xx k | kkk kkkk |
| Description: | The W register is loade bit literal 'k'. The progra loaded from the top of return address). This is instruction. | am counter is the stack (the |
| Words: | 1 | |
| Cycles: | 2 | |
| Example | ;offse | ntains table et value n has table |
| TABLE | RETLW k2 ; • • | offset a table of table |
| | Before Instruction | |
| | | (07 |
| | After Instruction W = va | llue of k8 |

| RETURN | Return fi | rom Sub | routine | |
|------------------|---|-------------------------|-------------|---------|
| Syntax: | [label] | RETUR | N | |
| Operands: | None | | | |
| Operation: | $TOS \rightarrow F$ | C | | |
| Status Affected: | None | | | |
| Encoding: | 00 | 0000 | 0000 | 1000 |
| Description: | Return fro POPed an is loaded i This is a tv | d the top nto the pr | of the stac | k (TOS) |
| Words: | 1 | | | |
| Cycles: | 2 | | | |
| Example | RETURN | | | |
| | After Inte | rrupt PC = | TOS | |

| RRF | Rotate Ri | ight f t | throu | gh Ca | rry |
|-------------------|--|---------------------|--------------------------------------|--------------------------------------|----------------|
| Syntax: | [label] | RRF | f,d | | |
| Operands: | $0 \le f \le 12$ $d \in [0,1]$ | 7 | | | |
| Operation: | See desci | ription | belov | V | |
| Status Affected: | С | | | | |
| Encoding: | 0.0 | 1100 | df | ff | ffff |
| | one bit to th | | | | |
| | Flag. If 'd' is the W regis placed bac | ster. If ' | d' is 1, gister ' | t is pla the re | ced in |
| Words: | Flag. If 'd' is the W regis | ster. If ' | d' is 1, gister ' | t is plad the re f'. | ced in |
| Words: Cycles: | Flag. If 'd' in the W regist placed bac | ster. If ' | d' is 1, gister ' | t is plad the re f'. | ced in |
| | Flag. If 'd' is the W regis placed bac | ster. If ' | d' is 1, gister ' | t is plad the re f'. ster f | ced in |
| Cycles: | Flag. If 'd' is the W regist placed bac | ster. If 'c | d' is 1, gister ' Regi | t is plad the re f'. ster f | ced in |
| Cycles: | Flag. If 'd' is the W regist placed bace 1 1 RRF Before Ins | ster. If 'c | d' is 1, gister ' Regi | t is plad the re f'. ster f | ced in sult is |
| Cycles: | Flag. If 'd' is the W regist placed bace 1 1 RRF Before Ins | ster. If 'ck in reg | d' is 1, gister ' Regi REG On = = | t is place the reft. | ced in sult is |
| Cycles: | Flag. If 'd' is the W regist placed bace 1 1 RRF Before Inst | struction | d' is 1, gister ' Regi REG On = = | t is plad the re ft. ster f | ced in sult is |
| Cycles: | Flag. If 'd' is the W regist placed bace of the W regist p | ster. If 'ck in reg | d' is 1, gister ' Regi REG On = = | t is plad the reft. | ced in sult is |

RLF Rotate Left f through Carry Syntax: RLF f,d [label] Operands: $0 \leq f \leq 127$ $d \in \left[0,1\right]$ Operation: See description below Status Affected: С Encoding: dfff ffff 00 1101 Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'. Register f Words: Cycles: 1 Example RLF REG1,0 Before Instruction REG1 1110 0110 After Instruction REG1 1110 0110 W 1100 1100 С

| Syntax: | [label] SLEEP |
|------------------|--|
| Operands: | None |
| Operation: | 00h → WDT, 0 → WDT prescaler, 1 → \overline{TO} , 0 → \overline{PD} |
| Status Affected: | $\overline{TO}, \overline{PD}$ |
| Encoding: | 00 0000 0110 0013 |
| Description: | The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 10.8 for more details. |
| Words: | 1 |
| 0 | 1 |
| Cycles: | |

| SUBLW | Subtract W from Literal | SUBWF | Subtract W from f |
|--------------|---|--------------|---|
| Syntax: | [label] SUBLW k | Syntax: | [label] SUBWF f,d |
| Operands: | $0 \leq k \leq 255$ | Operands: | $0 \leq f \leq 127$ |
| Operation: | $k - (W) \rightarrow (W)$ | | $d \in [0,1]$ |
| Status | C, DC, Z | Operation: | $(f) - (W) \rightarrow (dest)$ |
| Affected: | | Status | C, DC, Z |
| Encoding: | 11 110x kkkk kkkk | Affected: | 20 2010 1555 5555 |
| Description: | The W register is subtracted (2's com- | Encoding: | 00 0010 dfff ffff |
| | plement method) from the eight bit literal 'k'. The result is placed in the W register. | Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the |
| Words: | 1 | | result is stored in the W register. If 'd' is 1, |
| Cycles: | 1 | Mondo | the result is stored back in register 'f'. |
| Example 1: | SUBLW 0x02 | Words: | 1 |
| | Before Instruction | Cycles: | 1 |
| | W = 1 | Example 1: | SUBWF REG1,1 |
| | C = ? | | Before Instruction |
| | After Instruction | | REG1 = 3 W = 2 |
| | W = 1 C = 1; result is positive | | C = ? |
| Example 2: | Before Instruction | | After Instruction |
| Example 2. | W = 2 | | REG1 = 1 W = 2 |
| | C = ? | | W = 2 C = 1; result is positive |
| | After Instruction | Example 2: | Before Instruction |
| | W = 0 | | REG1 = 2 |
| | C = 1; result is zero | | W = 2 C = ? |
| Example 3: | Before Instruction | | After Instruction |
| | W = 3 C = ? | | REG1 = 0 |
| | After Instruction | | W = 2 |
| | W = 0xFF | | C = 1; result is zero |
| | C = 0; result is nega- | Example 3: | Before Instruction |
| | tive | | REG1 = 1 W = 2 |
| | | | C = ? |
| | | | After Instruction |
| | | | REG1 = 0xFF |
| | | | W = 2 C = 0; result is negative |
| | | | - 0, result is negative |

| SWAPF | Swap Ni | bbles in 1 | f | |
|------------------|--|---------------------------|--------------------|-------------------------------|
| Syntax: | [label] | SWAPF | f,d | |
| Operands: | $0 \le f \le 12$ $d \in [0,1]$ | 27 | | |
| Operation: | (f<3:0>) - (f<7:4>) - | | | |
| Status Affected: | None | | | |
| Encoding: | 00 | 1110 | dfff | ffff |
| Description: | The upper register 'f' the result is 1, the re | are exchai s placed ir | nged. I n W reg | f 'd' is 0, jister. If 'd' |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | SWAPF | REG, | 0 | |
| | Before In | struction | | |
| | | REG1 | = 0 | 0xA5 |
| | After Inst | ruction | | |
| | | REG1 W | | OxA5 Ox5A |

| [<i>label</i>] 0 ≤ k ≤ 2 (W) .XOI Z | • | | | |
|--|--|---|--|---|
| (W) .XOI | R. k – | → (V | V) | |
| Z | | → (V | V) | |
| | 101 | | | |
| 11 | 101 | | | |
| | 101 | .0 | kkkk | kkkk |
| The result | vith the t is pla | e eig | ght bit lite | |
| 1 | | | | |
| 1 | | | | |
| XORLW | 0xA | F | | |
| Before Ir | nstruc | tior | 1 | |
| | W | = | 0xB5 | |
| After Ins | tructio | on | | |
| | W | = | 0x1A | |
| | The result W registe 1 1 XORLW Before Ir | The result is pla W register. 1 1 XORLW 0xA Before Instruction | The result is placed W register. 1 1 XORLW 0xAF Before Instruction W = | 1 1 XORLW 0xAF Before Instruction W = 0xB5 After Instruction |

| TRIS | Load TR | IS Regis | ter | |
|------------------|--|---------------------------------------|---|-------------|
| Syntax: | [label] | TRIS | f | |
| Operands: | $5 \le f \le 7$ | | | |
| Operation: | $(W) \rightarrow TF$ | RIS regis | ter f; | |
| Status Affected: | None | | | |
| Encoding: | 0.0 | 0000 | 0110 | Offf |
| Description: | The instruction compatibility products. readable a directly ad | ity with th Since TR and writab | e PIC16C5 IS register le, the use | SX s are |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | | | | |
| | | re PIC® N | rd compa ICU produ action. | • |

| XORWF | Exclusive | OR W | with f | |
|------------------|---|-----------------------|------------------------|-----------------------------|
| Syntax: | [label] > | XORWF | f,d | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | 7 | | |
| Operation: | (W) .XOR | $. (f) \rightarrow ($ | dest) | |
| Status Affected: | Z | | | |
| Encoding: | 00 | 0110 | dfff | ffff |
| Description: | Exclusive O W register the result is 'd' is 1, the ister 'f'. | with regis | ster 'f'. I n the W | f 'd' is 0, register. If |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | XORWF | REG | 1 | |
| | Before Ins | struction | | |
| | | REG W | | 0xAF 0xB5 |
| | After Instr | uction | | |
| | | REG W | | 0x1A 0xB5 |

12.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM Assembler
 - MPLAB-C17 and MPLAB-C18 C Compilers
 - MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- Emulators
 - MPLAB-ICE Real-Time In-Circuit Emulator
 - PICMASTER®/PICMASTER-CE In-Circuit Emulator
 - ICEPIC™
- · In-Circuit Debugger
 - MPLAB-ICD for PIC16F877
- · Device Programmers
 - PRO MATE® II Universal Programmer
 - PICSTART® Plus Entry-Level Prototype Programmer
- · Low-Cost Demonstration Boards
 - SIMICE
 - PICDEM-1
 - PICDEM-2
 - PICDEM-3
 - PICDEM-17
 - SEEVAL®
 - KEELOQ®

12.1 <u>MPLAB Integrated Development</u> Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows®-based application which contains:

- · Multiple functionality
 - editor
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
- · A full featured editor
- A project manager
- · Customizable tool bar and key mapping
- A status bar
- · On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

12.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PIC MCUs. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

12.3 MPLAB-C17 and MPLAB-C18 C Compilers

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

12.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

12.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

12.6 MPLAB-ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PIC microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive devel-

opment tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PIC MCU.

12.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PIC microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

12.8 ICEPIC

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-time-programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

12.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PIC microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

12.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In

stand-alone mode the PRO MATE II can read, verify or program PIC devices. It can also set code-protect bits in this mode.

12.11 PICSTART Plus Entry Level Development System

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PIC devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

12.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PIC 8-bit microcontrollers. SIM-ICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

12.13 PICDEM-1 Low-Cost PIC MCU Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

12.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

12.15 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

12.16 **PICDEM-17**

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug

and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

12.17 <u>SEEVAL Evaluation and Programming</u> <u>System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

12.18 <u>KEELog Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

| MPLAB® Integrated / / Development Environment / / MPLAB® C17 Compiler / / MPLAB® C18 Compiler / / MPASW/MPLINK / / MPLAB®-ICE / / PICMASTER/PICMASTER-CE / / | > > | ` ` | d d | DId | DIG | PIC | PIC1 | .DIG | PIC1 | PIC1 | 83 52 54 | нса | мсв | МСР |
|--|------------------|-------------|------------|-----|-------------|-----|----------|------|------|-------------|----------------|-------------|----------|-----|
| MPLAB [®] C17 Compiler MPLAB [®] C18 Compiler MPASM/MPLINK ✓ MPLAB [®] -ICE ✓ PICMASTER/PICMASTER-CE ✓ | | | > | > | > | > | > | > | > | > | | | | |
| MPLAB® C18 Compiler MPASM/MPLINK WPLAB®-ICE MPLABS-ICE V V | | | | | | | | > | > | | | | | |
| MPLAB®-ICE | | | | | | | | | | > | | | | |
| MPLAB®-ICE | | <i>></i> | ^ | ^ | > | > | > | > | > | > | > | > | | |
| PICMASTER/PICMASTER-CE / / | <i>></i> | **/ | <i>^</i> * | ^ | > | ^ | ^ | ^ | > | ^ | | | | |
| | <i>></i> | ^ | ^ | ^ | > | | ^ | ^ | > | | | | | |
| ICEPIC™ Low-Cost / | > | ` | > | > | > | | > | | | | | | | |
| MPLAB [®] -ICD In-Circuit Debugger | *, | | *> | | | > | | | | | | | | |
| PICSTART®Plus Low-Cost Universal Dev. Kit | ` | ** ^ | * | , | > | > | > | > | > | > | | | | |
| PRO MATE® II | · · | **/ | * | · | > | > | , | > | > | > | > | ` | | |
| SIMICE | | | | | | | | | | | | | | |
| PICDEM-1 | | ^ | ^ ↓ | | > | | | ^ | | | | | | |
| PICDEM-2 | → | | ✓ | | | | | | | ^ | | | | |
| PICDEM-3 | | | | | | | > | | | | | | | |
| PICDEM-14A | | | | | | | | | | | | | | |
| PICDEM-17 | | | | | | | | | ` | | | | | |
| KEELOQ® Evaluation Kit | | | | | | | | | | | | <i>></i> | | |
| KEELoo Transponder Kit | | | | | | | | | | | | > | | |
| microID TM Programmer's Kit | | | | | | | | | | | | | > | |
| 125 kHz microID Developer's Kit | | | | | | | | | | | | | ^ | |
| 125 kHz Anticollision microlD Developer's Kit | | | | | | | | | | | | | > | |
| 13.56 MHz Anticollision microlD Developer's Kit | | | | | | | | | | | | | , | |
| MCP2510 CAN Developer's Kit | | | | | | | | | | | | | | ^ |

NOTES:

13.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings †


| Ambient Temperature under bias | |
|--|---------------|
| Storage Temperature | 65° to +150°C |
| Voltage on any pin with respect to Vss (except VDD and MCLR) | |
| Voltage on VDD with respect to Vss | 0 to +7.0V |
| Voltage on RA4 with respect to Vss | 8.5V |
| Voltage on MCLR with respect to Vss (Note 2) | 0 to +14V |
| Voltage on RA4 with respect to Vss | 8.5V |
| Total power Dissipation (Note 1) | 1.0W |
| Maximum Current out of Vss pin | 300 mA |
| Maximum Current into VDD pin | 250 mA |
| Input Clamp Current, IiK (VI <0 or VI> VDD) | ±20 mA |
| Output Clamp Current, Ioκ (Vo <0 or Vo>VDD) | ±20 mA |
| Maximum Output Current sunk by any I/O pin | 25 mA |
| Maximum Output Current sourced by any I/O pin | |
| Maximum Current sunk by PORTA and PORTB | 200 mA |
| Maximum Current sourced by PORTA and PORTB | 200 mA |

Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL)

2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100% should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† **NOTICE**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


FIGURE 13-1: PIC16CE62X VOLTAGE-FREQUENCY GRAPH, 0°C ≤ TA ≤ +70°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.


FIGURE 13-2: PIC16CE62X VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA < 0°C, +70°C < TA ≤ +125°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

FIGURE 13-3: PIC16LCE62X VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA < +125°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

13.1 DC CHARACTERISTICS:

PIC16CE62X-04 (Commercial, Industrial, Extended) PIC16CE62X-20 (Commercial, Industrial, Extended)

| HS osc mode, (Note 6) Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS osc mode Fosc = 20 MHz, VDD = 5.5V, WDT disabled, HS osc mode Fosc = 20 MHz, VDD = 5.5V, WDT disabled, HS osc mode Fosc = 32 kHz, VDD = 5.5V, WDT disabled, HS osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode VDD = 4.5V* VDD = 4.5V* VDD = 5.5V | DC CH | ARACTER | RISTICS | | ird Ope | | re | ions (unless otherwise stated) $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{Ta} \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C}$ for extended |
|---|-------|----------------|-----------------------------------|-------|---------|------|----------|---|
| D002 | | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| Voltage (Note 1) Voltage (Note 2) Voltage (Note 1) Voltage (N | D001 | VDD | Supply Voltage | 3.0 | - | 5.5 | V | See Figure 13-1 through Figure 13-3 |
| Ensure Power-on Reset D004 SVDD VDD rise rate to ensure Power-on Reset D005 VBOR Brown-out Detect Voltage 3.7 4.0 4.35 V BOREN configuration bit is cleared | D002 | VDR | | _ | 1.5* | - | V | Device in SLEEP mode |
| Double | D003 | VPOR | S | - | Vss | - | V | See section on power-on reset for details |
| Doto | D004 | SVDD | | 0.05* | - | _ | V/ms | See section on power-on reset for details |
| Note | D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared |
| DO20 | D010 | IDD | Supply Current (Note 2, 4) | - | 1.2 | 2.0 | mA | |
| HS osc mode, (Note 6) Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS osc mode Fosc = 20 MHz, VDD = 5.5V, WDT disabled, HS osc mode Fosc = 20 MHz, VDD = 5.5V, WDT disabled, HS osc mode HS osc | | | | _ | 0.4 | 1.2 | mA | |
| - 4.0 6.0 mA Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS osc mode Fosc = 20 MHz, VDD = 5.5V, WDT disabled, HS osc mode Fosc = 20 MHz, VDD = 5.5V, WDT disabled, HS osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 4.5V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 4.5V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 4.5V, WDT disabled, HS osc mode Fosc = 30 kHz, VDD = 3.0V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 4.5V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 4.5V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 4.5V, WDT disabled, LP osc mode Fosc = 30 kHz, VDD = 4.6V, VDD | | | | _ | 1.0 | 2.0 | mA | Fosc = 10 MHz, VDD = 3.0V, WDT disabled, |
| Dozon Power Down Current (Note 3) - | | | | - | 4.0 | 6.0 | mA | Fosc = 20 MHz, VDD = 4.5V, WDT disabled, |
| D020 IPD Power Down Current (Note 3) - - 2.2 μA VDD = 3.0V, WDT disabled, LP osc mode VDD = 4.5V* VDD = 4.5V* VDD = 5.5V VDD = 4.0V VD | | | | _ | 4.0 | 7.0 | mA | FOSC = 20 MHz, VDD = 5.5V, WDT disabled*, |
| Do22 | | | | - | 35 | 70 | μА | Fosc = 32 kHz, VDD = 3.0V, WDT disabled, |
| D022 ΔIWDT WDT Current (Note 5) - | D020 | IPD | Power Down Current (Note 3) | _ | _ | | μА | |
| D022 | | | | | | | | |
| D022 ΔIWDT WDT Current (Note 5) - 6.0 10 μA VDD = 4.0V (125°C) | | | | | | | • | |
| D022A ΔIBOR Brown-out Reset Current (Note 5) - 75 125 μA (125°C) BOD enabled, VDD = 5.0V | D022 | Alwot | WDT Current (Note 5) | 1 | | | <u> </u> | |
| D022A ΔIBOR D023 ΔICOMP Comparator Current for each Comparator (Note 5) D023A ΔIVREF VREF Current (Note 5) ΔIEE Write ΔIEE Read ΔIEE Standby Current Standby Current Curren | DULL | AMDI | Treatient (Note 6) | | 0.0 | - | | |
| Comparator (Note 5) VREF Current (Note 5) ΔIEE Write ΔIEE Read ΔIEE Standby Current ΔIEE Standby Current LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency NEF Current (Note 5) - 80 135 μΑ VDD = 4.0V πΑ VCC = 5.5V, SCL = 400 kHz πΑ 30 μΑ VCC = 3.0V, EE VDD = VCC 100 μΑ VCC = 3.0V, EE VDD = VCC NHZ All temperatures | D022A | ΔIBOR | Brown-out Reset Current (Note 5) | _ | 75 | 125 | | ` ' |
| ΔIEE Write ΔIEE Read ΔIEE Read ΔIEE Operating Current Operating Current Standby Current - 3 mA | D023 | ΔICOMP | | - | 30 | 60 | μА | VDD = 4.0V |
| ΔIEE Read ΔIEE Operating Current Standby Current - 1 mA 30 μΑ VCC = 3.0V, EE VDD = VCC ΔIEE Standby Current - 100 μΑ VCC = 3.0V, EE VDD = VCC 1A Fosc LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency O - 4 MHz All temperatures All temperatures All temperatures | D023A | Δ IVREF | ` ′ | _ | 80 | 135 | μΑ | VDD = 4.0V |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | ΔIEE Write | | _ | | - | mA | Vcc = 5.5V, SCL = 400 kHz |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | - | | | | |
| 1A Fosc LP Oscillator Operating Frequency 0 - 200 kHz All temperatures RC Oscillator Operating Frequency 0 - 4 MHz All temperatures XT Oscillator Operating Frequency 0 - 4 MHz All temperatures | | | | | | | | · · · · · · · · · · · · · · · · · · · |
| RC Oscillator Operating Frequency 0 – 4 MHz All temperatures XT Oscillator Operating Frequency 0 – 4 MHz All temperatures | | | • | | | | - | |
| XT Oscillator Operating Frequency 0 – 4 MHz All temperatures | 1A | Fosc | | | | | | · |
| | | | | _ | | | | |
| HS Oscillator Operating Frequency 0 - 20 MHz All temperatures | | | HS Oscillator Operating Frequency | 0 | | 20 | MHZ | All temperatures All temperatures |

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\underline{\text{OSC1}}$ = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in $k\Omega$.
- 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 6: Commercial temperature range only.

13.2 DC CHARACTERISTICS: PIC16LCE62X-04 (Commercial, Industrial)

| DC CH | ARACTERI | STICS | | | | | | | |
|--------------|---------------|--|------|------|-----------|--------------------------|---|--|--|
| Param No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions | | |
| D001 | VDD | Supply Voltage | 2.5 | _ | 5.5 | ٧ | See Figure 13-1 through Figure 13-3 | | |
| D002 | VDR | RAM Data Retention Voltage (Note 1) | - | 1.5* | - | V | Device in SLEEP mode | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | - | Vss | _ | V | See section on power-on reset for details | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | .05* | - | - | V/ms | See section on power-on reset for details | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | |
| D010 | IDD | Supply Current (Note 2) | _ | 1.2 | 2.0 | mA | FOSC = 4 MHz, VDD = 5.5V, WDT disabled, XT osc mode, (Note 4)* | | |
| | | | - | - | 1.1 | mA | FOSC = 4 MHz, VDD = 2.5V, WDT disabled, | | |
| | | | _ | 35 | 70 | μА | XT osc mode, (Note 4) Fosc = 32 kHz, VDD = 2.5V, WDT disabled, LP osc mode | | |
| D020 | IPD | Power Down Current (Note 3) | - | - | 2.0 | μА | VDD = 2.5V | | |
| | | | _ | _ | 2.2 | μΑ | VDD = 3.0V* | | |
| | | | _ | _ | 9.0 | μΑ | VDD = 5.5V | | |
| | | | _ | | 15 | μΑ | VDD = 5.5V Extended | | |
| D022 | Δ lwdt | WDT Current (Note 5) | _ | 6.0 | 10 | μA | VDD=4.0V | | |
| D022A | Δlbor | Brown-out Reset Current | _ | 75 | 12 125 | μ Α μ Α | $\frac{(125^{\circ}\text{C})}{\text{BOD}} \text{ enabled, VDD} = 5.0\text{V}$ | | |
| D023 | ΔΙCOMP | (Note 5) Comparator Current for each | _ | 30 | 60 | μА | VDD = 4.0V | | |
| D023A | ΔIVREF | Comparator (Note 5) VREF Current (Note 5) | _ | 80 | 135 | μА | VDD = 4.0V | | |
| | ΔIEE Write | Operating Current | _ | | 3 | mA | Vcc = 5.5V, SCL = 400 kHz | | |
| | ∆IEE Read | Operating Current | _ | | 1 | mA | | | |
| | ΔΙΕΕ | Standby Current | _ | | 30 | μΑ | VCC = 3.0V, EE VDD = VCC | | |
| | Δ IEE | Standby Current | _ | | 100 | μΑ | VCC = 3.0V, EE VDD = VCC | | |
| 1A | Fosc | LP Oscillator Operating Frequency | 0 | _ | 200 | kHz | All temperatures | | |
| | | RC Oscillator Operating Frequency | | — | 4 | MHz | All temperatures | | |
| | | XT Oscillator Operating Frequency | 0 | - | 4 | MHz | All temperatures | | |
| | | HS Oscillator Operating Frequency | 0 | I — | 20 | MHz | All temperatures | | |

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in $k\Omega$.
- 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 6: Commercial temperature range only.

13.3 DC CHARACTERISTICS: PIC16CE62X-04 (Commercial, Industrial, Extended) PIC16CE62X-20 (Commercial, Industrial, Extended)

PIC16LCE62X (Commercial, Industrial)

| | | | Standard Operat | Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|-------|--|----------------|--|---|-------|-----------|-----|--------------------------|--|--|--|
| | | | Operating temper | ature | -40°C | $\leq TA$ | ≤ + | -85°C for industrial and | | | |
| DC CH | IARAC | TERISTICS | 0° C \leq TA \leq +70 $^{\circ}$ C for commercial and | | | | | | | | |
| | | | | -40°C ≤ TA ≤ +125°C for extended | | | | | | | |
| | Operating voltage VDD range as described in DC spec Table 13-1 | | | | | | | | | | |
| Parm | Sym | Characteristic | Min | Typ† | Max | Ur | nit | Conditions | | | |

| | | _ | Operating voitag | | | SCH | ed in DC spec Table 13-1 |
|-------|-------|--------------------------------|------------------|------|--------------|------|---|
| Parm | Sym | Characteristic | Min | Typ† | Max | Unit | Conditions |
| No. | | | | | | | |
| | VIL | Input Low Voltage | | | | | |
| | | I/O ports | | | | | |
| D030 | | with TTL buffer | Vss | _ | 0.8V | V | VDD = 4.5V to 5.5V, Otherwise |
| | | | | | 0.15VDD | | , |
| D031 | | with Schmitt Trigger input | Vss | | 0.2VDD | V | |
| D032 | | MCLR, RA4/T0CKI,OSC1 (in RC | Vss | _ | 0.2VDD | V | Note1 |
| | | mode) | | | | | |
| D033 | | OSC1 (in XT and HS) | Vss | _ | 0.3VDD | V | |
| | | OSC1 (in LP) | Vss | - | 0.6VDD - 1.0 | V | |
| | VIH | Input High Voltage | | | | | |
| | | I/O ports | | | | | |
| D040 | | with TTL buffer | 2.0V | _ | VDD | V | VDD = 4.5V to 5.5V, Otherwise |
| | | | .25VDD + 0.8V | | VDD | | |
| D041 | | with Schmitt Trigger input | 0.8VDD | | VDD | | |
| D042 | | MCLR RA4/T0CKI | 0.8VDD | _ | VDD | V | |
| D043 | | OSC1 (XT, HS and LP) | 0.7VDD | - | VDD | V | |
| D043A | | OSC1 (in RC mode) | 0.9VDD | | | | Note1 |
| D070 | IPURB | PORTB weak pull-up current | 50 | 200 | 400 | μΑ | VDD = 5.0V, VPIN = VSS |
| | | Input Leakage Current | | | | | |
| | II∟ | (Notes 2, 3) | | | | | |
| | | I/O ports (Except PORTA) | | | ±1.0 | | $Vss \le VPIN \le VDD$, pin at hi-impedance |
| D060 | | PORTA | _ | - | ±0.5 | | $Vss \leq VPIN \leq VDD, \ pin \ at \ hi-impedance$ |
| D061 | | RA4/T0CKI | _ | - | ±1.0 | μΑ | $Vss \le VPIN \le VDD$ |
| D063 | | OSC1, MCLR | _ | - | ±5.0 | μΑ | $Vss \le VPIN \le VDD$, XT, HS and LP osc |
| | | | | | | | configuration |
| | Vol | Output Low Voltage | | | | | |
| D080 | | I/O ports | _ | - | 0.6 | V | IOL=8.5 mA, VDD=4.5V, -40° to +85°C |
| | | | - | _ | 0.6 | V | IOL=7.0 mA, VDD=4.5V, +125°C |
| D083 | | OSC2/CLKOUT (RC only) | - | _ | 0.6 | V | IOL=1.6 mA, VDD=4.5V, -40° to +85°C |
| | | | | - | 0.6 | V | IOL=1.2 mA, VDD=4.5V, +125°C |
| | Vон | Output High Voltage (Note 3) | | | | | |
| D090 | | I/O ports (Except RA4) | VDD-0.7 | - | _ | V | IOH=-3.0 mA, VDD=4.5V, -40° to +85°C |
| | | | VDD-0.7 | - | _ | V | IOH=-2.5 mA, VDD=4.5V, +125°C |
| D092 | | OSC2/CLKOUT (RC only) | VDD-0.7 | _ | _ | V | IOH=-1.3 mA, VDD=4.5V, -40° to +85°C |
| | | | VDD-0.7 | _ | _ | V | IOH=-1.0 mA, VDD=4.5V, +125°C |
| *D150 | Vod | Open-Drain High Voltage | | | 8.5 | V | RA4 pin |
| | | Capacitive Loading Specs on | | | | | |
| | | Output Pins | | | | | |
| D100 | cosc | OSC2 pin | | | 15 | pF | In XT, HS and LP modes when external |
| | 2 | | | | | | clock used to drive OSC1. |
| D101 | Cio | All I/O pins/OSC2 (in RC mode) | | | 50 | pF | |

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16CE62X be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

TABLE 13-1: COMPARATOR SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C. .

| Param No. | Characteristics | Sym | Min | Тур | Max | Units | Comments |
|-----------|--|--------|------|-------|-----------|-------|------------|
| D300 | Input offset voltage | VIOFF | | ± 5.0 | ± 10 | mV | |
| D301 | Input common mode voltage | VICM | 0 | | VDD - 1.5 | V | |
| D302 | CMRR | CMRR | +55* | | | db | |
| 300 | Response Time ⁽¹⁾ | TRESP | | 150* | 400* | ns | PIC16CE62X |
| 301 | Comparator Mode Change to Output Valid | Тмс2оv | | | 10* | μS | |

^{*} These parameters are characterized but not tested.

TABLE 13-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C.

| Param No. | Characteristics | Sym | Min | Тур | Max | Units | Comments |
|--------------|------------------------------|------|--------|-----|--------------|------------|---|
| D310 | Resolution | VRES | VDD/24 | | VDD/32 | LSB | |
| D311 | Absolute Accuracy | VRAA | | | ±1/4 ±1/2 | LSB LSB | Low Range (VRR=1) High Range (VRR=0) |
| D312 | Unit Resistor Value (R) | VRur | | 2K* | | Ω | Figure 9-1 |
| 310 | Settling Time ⁽¹⁾ | TSET | | | 10* | μS | |

^{*} These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD.

13.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS


| Т | | | | |
|--------|--|-----|-------|--|
| F | Frequency | Т | Time | |
| Lowerd | case subscripts (pp) and their meanings: | | | |
| pp | | | | |
| ck | CLKOUT | osc | OSC1 | |
| io | I/O port | t0 | TOCKI | |

Uppercase letters and their meanings:

MCLR

| S | | | | |
|---|------------------------|---|--------------|--|
| F | Fall | Р | Period | |
| Н | High | R | Rise | |
| 1 | Invalid (Hi-impedance) | V | Valid | |
| L | Low | Z | Hi-Impedance | |

FIGURE 13-4: LOAD CONDITIONS



13.5 <u>Timing Diagrams and Specifications</u>

FIGURE 13-5: EXTERNAL CLOCK TIMING




TABLE 13-3: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|---------------|-------|----------------------------------|------|------|--------|-------|------------------------------------|
| 1A | Fosc | External CLKIN Frequency | DC | _ | 4 | MHz | XT and RC osc mode, VDD=5.0V |
| | | (Note 1) | DC | _ | 20 | MHz | HS osc mode |
| | | | DC | _ | 200 | kHz | LP osc mode |
| | | Oscillator Frequency | DC | _ | 4 | MHz | RC osc mode, VDD=5.0V |
| | | (Note 1) | 0.1 | _ | 4 | MHz | XT osc mode |
| | | | 1 | _ | 20 | MHz | HS osc mode |
| | | | DC | ı | 200 | kHz | LP osc mode |
| 1 | Tosc | External CLKIN Period | 250 | | | ns | XT and RC osc mode |
| | | (Note 1) | 50 | _ | _ | ns | HS osc mode |
| | | | 5 | 1 | | μS | LP osc mode |
| | | Oscillator Period | 250 | | | ns | RC osc mode |
| | | (Note 1) | 250 | _ | 10,000 | ns | XT osc mode |
| | | | 50 | _ | 1,000 | ns | HS osc mode |
| | | | 5 | 1 | 1 | μS | LP osc mode |
| 2 | Tcy | Instruction Cycle Time (Note 1) | 200 | - | DC | ns | Tcy=Fosc/4 |
| 3* | TosL, | External Clock in (OSC1) High or | 100* | _ | _ | ns | XT oscillator, Tosc L/H duty cycle |
| | TosH | Low Time | 2* | _ | _ | μS | LP oscillator, Tosc L/H duty cycle |
| | | | 20* | - | | ns | HS oscillator, Tosc L/H duty cycle |
| 4* | TosR, | External Clock in (OSC1) Rise or | 25* | _ | | ns | XT oscillator |
| | TosF | Fall Time | 50* | _ | _ | ns | LP oscillator |
| | | | 15* | _ | _ | ns | HS oscillator |

^{*} These parameters are characterized but not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-6: CLKOUT AND I/O TIMING




TABLE 13-4: CLKOUT AND I/O TIMING REQUIREMENTS

| Parameter # | Sym | Characteristic | Min | Typ† | Max | Units |
|-------------|----------|---|--------------|------|-----|-------|
| 10* | TosH2ckL | OSC1↑ to CLKOUT↓ ⁽¹⁾ | _ | 75 | 200 | ns |
| 11* | TosH2ckH | OSC1↑ to CLKOUT↑ (1) | _ | 75 | 200 | ns |
| 12* | TckR | CLKOUT rise time (1) | _ | 35 | 100 | ns |
| 13* | TckF | CLKOUT fall time (1) | _ | 35 | 100 | ns |
| 14* | TckL2ioV | CLKOUT ↓ to Port out valid (1) | _ | _ | 20 | ns |
| 15* | TioV2ckH | Port in valid before CLKOUT ↑ (1) | Tosc +200 ns | _ | _ | ns |
| 16* | TckH2ioI | Port in hold after CLKOUT ↑ (1) | 0 | _ | _ | ns |
| 17* | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid | _ | 50 | 150 | ns |
| 18* | TosH2ioI | OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time) | 100 | _ | _ | ns |
| 19* | TioV2osH | Port input valid to OSC1 [↑] (I/O in setup time) | 0 | _ | _ | ns |
| 20* | TioR | Port output rise time | _ | 10 | 40 | ns |
| 21* | TioF | Port output fall time | _ | 10 | 40 | ns |
| 22* | Tinp | RB0/INT pin high or low time | 25 | | _ | ns |
| 23 | Trbp | RB<7:4> change interrupt high or low time | Tcy | _ | | ns |

^{*} These parameters are characterized but not tested

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. **Note 1:** Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 13-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **TIMER TIMING**




FIGURE 13-8: BROWN-OUT RESET TIMING




TABLE 13-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **TIMER REQUIREMENTS**

| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|------------------|-------|---|------|-----------|------|-------|--|
| 30 | TmcL | MCLR Pulse Width (low) | 2000 | _ | | ns | -40° to +85°C |
| 31 | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 7* | 18 | 33* | ms | $VDD = 5.0V, -40^{\circ} \text{ to } +85^{\circ}C$ |
| 32 | Tost | Oscillation Start-up Timer Period | _ | 1024 Tosc | _ | _ | Tosc = OSC1 period |
| 33 | Tpwrt | Power-up Timer Period | 28* | 72 | 132* | ms | $VDD = 5.0V, -40^{\circ} \text{ to } +85^{\circ}C$ |
| 34 | Tıoz | I/O hi-impedance from MCLR low | | _ | 2.0 | μS | |
| 35 | TBOR | Brown-out Reset Pulse Width | 100* | _ | _ | μS | $3.7 \text{V} \leq \text{VDD} \leq 4.3 \text{V}$ |

These parameters are characterized but not tested.

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. †

FIGURE 13-9: TIMERO CLOCK TIMING




TABLE 13-6: TIMERO CLOCK REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions |
|------------------|------|------------------------|----------------|----------------|------|-----|-------|---------------------------------------|
| 40 | Tt0H | T0CKI High Pulse Width | No Prescaler | 0.5 Tcy + 20* | _ | _ | ns | |
| | | | With Prescaler | 10* | _ | _ | ns | |
| 41 | TtOL | T0CKI Low Pulse Width | No Prescaler | 0.5 Tcy + 20* | _ | _ | ns | |
| | | | With Prescaler | 10* | _ | _ | ns | |
| 42 | Tt0P | T0CKI Period | | Tcy + 40* N | _ | | ns | N = prescale value (1, 2, 4,, 256) |

These parameters are characterized but not tested. Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

13.6 **EEPROM Timing**

FIGURE 13-10: BUS TIMING DATA




TABLE 13-7: AC CHARACTERISTICS

| Parameter | Symbol | STAND | | Vcc = 4.5 FAST N | | Units | Remarks |
|---|---------|-----------|------|---------------------|------|--------|---|
| | | Min. | Max. | Min. | Max. | | |
| Clock frequency | FCLK | _ | 100 | _ | 400 | kHz | |
| Clock high time | THIGH | 4000 | _ | 600 | _ | ns | |
| Clock low time | TLOW | 4700 | _ | 1300 | _ | ns | |
| SDA and SCL rise time | TR | _ | 1000 | _ | 300 | ns | (Note 1) |
| SDA and SCL fall time | TF | _ | 300 | _ | 300 | ns | (Note 1) |
| START condition hold time | THD:STA | 4000 | _ | 600 | _ | ns | After this period the first clock pulse is generated |
| START condition setup time | Tsu:sta | 4700 | | 600 | | ns | Only relevant for repeated START condition |
| Data input hold time | THD:DAT | 0 | _ | 0 | _ | ns | (Note 2) |
| Data input setup time | TSU:DAT | 250 | — | 100 | — | ns | |
| STOP condition setup time | Tsu:sto | 4000 | — | 600 | — | ns | |
| Output valid from clock | TAA | _ | 3500 | _ | 900 | ns | (Note 2) |
| Bus free time | TBUF | 4700 | _ | 1300 | _ | ns | Time the bus must be free before a new transmission can start |
| Output fall time from VIH minimum to VIL maximum | TOF | _ | 250 | 20 + 0.1 CB | 250 | ns | (Note 1), CB ≤ 100 pF |
| Input filter spike suppression (SDA and SCL pins) | TSP | _ | 50 | | 50 | ns | (Note 3) |
| Write cycle time | Twr | _ | 10 | _ | 10 | ms | Byte or Page mode |
| Endurance | _ | 10M 1M | _ | 10M 1M | _ | cycles | 25°C, VCC = 5.0V, Block Mode (Note 4) |


- Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
 - 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
 - 3: The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
 - 4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our website.

NOTES:

14.0 PACKAGING INFORMATION

18-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




| | Units | | INCHES* | | | MILLIMETERS | | |
|----------------------------|--------|------|---------|------|-------|-------------|-------|--|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 18 | | | 18 | | |
| Pitch | р | | .100 | | | 2.54 | | |
| Top to Seating Plane | Α | .170 | .183 | .195 | 4.32 | 4.64 | 4.95 | |
| Ceramic Package Height | A2 | .155 | .160 | .165 | 3.94 | 4.06 | 4.19 | |
| Standoff | A1 | .015 | .023 | .030 | 0.38 | 0.57 | 0.76 | |
| Shoulder to Shoulder Width | E | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 | |
| Ceramic Pkg. Width | E1 | .285 | .290 | .295 | 7.24 | 7.37 | 7.49 | |
| Overall Length | D | .880 | .900 | .920 | 22.35 | 22.86 | 23.37 | |
| Tip to Seating Plane | L | .125 | .138 | .150 | 3.18 | 3.49 | 3.81 | |
| Lead Thickness | С | .008 | .010 | .012 | 0.20 | 0.25 | 0.30 | |
| Upper Lead Width | B1 | .050 | .055 | .060 | 1.27 | 1.40 | 1.52 | |
| Lower Lead Width | В | .016 | .019 | .021 | 0.41 | 0.47 | 0.53 | |
| Overall Row Spacing | eB | .345 | .385 | .425 | 8.76 | 9.78 | 10.80 | |
| Window Width | W1 | .130 | .140 | .150 | 3.30 | 3.56 | 3.81 | |
| Window Length | W2 | .190 | .200 | .210 | 4.83 | 5.08 | 5.33 | |

*Controlling Parameter
JEDEC Equivalent: MO-036
Drawing No. C04-010

18-Lead Plastic Dual In-line (P) - 300 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | INCHES* | | | MILLIMETERS | | |
|----------------------------|--------|---------|------|------|-------------|-------|-------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | Α | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | |
| Shoulder to Shoulder Width | E | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 |
| Overall Length | D | .890 | .898 | .905 | 22.61 | 22.80 | 22.99 |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 |
| Overall Row Spacing | eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |

^{*}Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
JEDEC Equivalent: MS-001

Drawing No. C04-007

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | INCHES* | | | MILLIMETERS | | |
|--------------------------|--------|---------|------|------|-------------|--------|--------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 20 | | | 20 | |
| Pitch | р | | .026 | | | 0.66 | |
| Overall Height | Α | .068 | .073 | .078 | 1.73 | 1.85 | 1.98 |
| Molded Package Thickness | A2 | .064 | .068 | .072 | 1.63 | 1.73 | 1.83 |
| Standoff | A1 | .002 | .006 | .010 | 0.05 | 0.15 | 0.25 |
| Overall Width | E | .299 | .309 | .322 | 7.59 | 7.85 | 8.18 |
| Molded Package Width | E1 | .201 | .207 | .212 | 5.11 | 5.25 | 5.38 |
| Overall Length | D | .278 | .284 | .289 | 7.06 | 7.20 | 7.34 |
| Foot Length | L | .022 | .030 | .037 | 0.56 | 0.75 | 0.94 |
| Lead Thickness | С | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 |
| Foot Angle | ф | 0 | 4 | 8 | 0.00 | 101.60 | 203.20 |
| Lead Width | В | .010 | .013 | .015 | 0.25 | 0.32 | 0.38 |
| Mold Draft Angle Top | α | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom | β | 0 | 5 | 10 | 0 | 5 | 10 |

^{*}Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 010" (0.254mm) per side

.010" (0.254mm) per side.
JEDEC Equivalent: MO-150
Drawing No. C04-072

18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | INCHES* | | MILLIMETERS | | 3 | |
|--------------------------|--------|---------|------|-------------|-------|-------|-------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | Α | .093 | .099 | .104 | 2.36 | 2.50 | 2.64 |
| Molded Package Thickness | A2 | .088 | .091 | .094 | 2.24 | 2.31 | 2.39 |
| Standoff | A1 | .004 | .008 | .012 | 0.10 | 0.20 | 0.30 |
| Overall Width | E | .394 | .407 | .420 | 10.01 | 10.34 | 10.67 |
| Molded Package Width | E1 | .291 | .295 | .299 | 7.39 | 7.49 | 7.59 |
| Overall Length | D | .446 | .454 | .462 | 11.33 | 11.53 | 11.73 |
| Chamfer Distance | h | .010 | .020 | .029 | 0.25 | 0.50 | 0.74 |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | ф | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .009 | .011 | .012 | 0.23 | 0.27 | 0.30 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

^{*}Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013


JEDEC Equivalent: MS-013 Drawing No. C04-051

14.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC (.300")



18-Lead CERDIP Windowed




20-Lead SSOP




Example



Example



Example



Example



Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (@3)
can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note:

NOTES:

APPENDIX A: CODE FOR ACCESSING EEPROM DATA MEMORY

Please check our web site at www.microchip.com for code availability.

APPENDIX B:REVISION HISTORY

Revision D (January 2013)

Added a note to each package outline drawing.

NOTES:

| INDEX | | BTFSC | 68 |
|---|----|--|--------|
| A | | BTFSS | |
| ADDLW Instruction | 67 | CALL | |
| ADDWF Instruction | | CLRF | |
| ANDLW Instruction | | CLRW | |
| ANDWF Instruction | | CLRWDT | |
| Architectural Overview | | COMF | |
| Assembler | | DECF | |
| MPASM Assembler | 77 | DECFSZ | |
| | | GOTO | |
| В | | INCF | |
| BCF Instruction | 68 | INCFSZ | |
| Block Diagram | | IORLW | |
| TIMER0 | 35 | IORWF | |
| TMR0/WDT PRESCALER | 38 | MOVF | |
| Brown-Out Detect (BOD) | 54 | MOVLW | |
| BSF Instruction | 68 | MOVWF | |
| BTFSC Instruction | 68 | NOP | |
| BTFSS Instruction | 69 | OPTION | |
| C | | RETFIE | |
| CALL Instruction | 69 | RETLW | |
| Clocking Scheme/Instruction Cycle | | RETURN | |
| CLRF Instruction | | RLF | |
| CLRW Instruction | | RRF | |
| CLRWDT Instruction | | SLEEP | |
| CMCON Register | | SUBLW | |
| Code Protection | | SUBWF | |
| COMF Instruction | | SWAPF | |
| Comparator Configuration | | TRIS | |
| Comparator Interrupts | | XORLW | |
| Comparator Module | | XORWF | |
| Comparator Operation | | Instruction Set Summary | |
| Comparator Reference | | INT Interrupt | |
| Configuration Bits | | INTCON Register | |
| Configuring the Voltage Reference | | Interrupts | |
| Crystal Operation | | IORLW Instruction | |
| _ ' ' ' | | IORWF Instruction | /2 |
| D | | K | |
| Data Memory Organization | | KeeLoq® Evaluation and Programming Tools | 80 |
| DECF Instruction | | M | |
| DECFSZ Instruction | | MOVF Instruction | 70 |
| Development Support | 77 | MOVE Instruction | |
| E | | MOVWF Instruction | |
| EEPROM Peripheral Operation | 29 | MPLAB Integrated Development Environment Software. | 12 |
| Errata | | | / / |
| External Crystal Oscillator Circuit | 52 | N | |
| G | | NOP Instruction | 73 |
| | | 0 | |
| General purpose Register File | | One-Time-Programmable (OTP) Devices | |
| GOTO Instruction | /1 | OPTION Instruction | |
| 1 | | OPTION Instituction | |
| I/O Ports | 23 | Oscillator Configurations | |
| I/O Programming Considerations | 28 | Oscillator Start-up Timer (OST) | |
| ID Locations | | | 52 |
| INCF Instruction | 71 | Р | |
| INCFSZ Instruction | 71 | Package Marking Information | |
| In-Circuit Serial Programming | 64 | Packaging Information | 97 |
| Indirect Addressing, INDF and FSR Registers | | PCL and PCLATH | 20 |
| Instruction Flow/Pipelining | | PCON Register | |
| Instruction Set | - | PICDEM-1 Low-Cost PIC MCU Demo Board | 79 |
| ADDLW | 67 | PICDEM-2 Low-Cost PIC16CXX Demo Board | |
| ADDWF | | PICDEM-3 Low-Cost PIC16CXXX Demo Board | |
| ANDLW | - | PICSTART® Plus Entry Level Development System | 79 |
| ANDWF | | PIE1 Register | 18 |
| BCF | | Pinout Description | |
| DCE | 60 | PIR1 Register | 18 |

| Port RB Interrupt | 60 |
|--|----|
| PORTA | 23 |
| PORTB | 26 |
| Power Control/Status Register (PCON) | 55 |
| Power-Down Mode (SLEEP) | 63 |
| Power-On Reset (POR) | |
| Power-up Timer (PWRT) | |
| Prescaler | |
| PRO MATE® II Universal Programmer | |
| Program Memory Organization | |
| | |
| Q | |
| Quick-Turnaround-Production (QTP) Devices | 5 |
| R | |
| RC Oscillator | 52 |
| Reset | |
| RETFIE Instruction | |
| | |
| RETLW Instruction | |
| RETURN Instruction | |
| RLF Instruction | |
| RRF Instruction | 74 |
| S | |
| SEEVAL® Evaluation and Programming System | gΛ |
| Serialized Quick-Turnaround-Production (SQTP) Devices. | - |
| | |
| SLEEP Instruction | |
| Software Simulator (MPLAB-SIM) | |
| Special Features of the CPU | |
| Special Function Registers | |
| Stack | 20 |
| Status Register | 15 |
| SUBLW Instruction | 75 |
| SUBWF Instruction | 75 |
| SWAPF Instruction | 76 |
| т | |
| • | |
| Timer0 | |
| TIMER0 | |
| TIMER0 (TMR0) Interrupt | |
| TIMER0 (TMR0) Module | |
| TMR0 with External Clock | 37 |
| Timer1 | |
| Switching Prescaler Assignment | 39 |
| Timing Diagrams and Specifications | |
| TMR0 Interrupt | |
| TRIS Instruction | |
| TRISA | |
| | |
| TRISB | 20 |
| V | |
| Voltage Reference Module | 47 |
| VRCON Register | |
| | • |
| W | |
| Watchdog Timer (WDT) | |
| WWW, On-Line Support | 2 |
| X | |
| | |
| XORLW Instruction | |
| XORWF Instruction | 76 |

PIC16XXXXXX FAMILY

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PIC16XXXXXX FAMILY

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| TO: RE: | • | Total Pages Sent |
|------------|--|---|
| | m: Name | |
| | Company | |
| | Address | |
| | City / State / ZIP / Country | |
| | Telephone: () | FAX: (|
| App | lication (optional): | |
| Wou | uld you like a reply?YN | |
| Dev | rice: PIC16xxxxxx family | Literature Number: DS40182D |
| Que | estions: | |
| 1. | What are the best features of this document? | |
| | | |
| 2. | How does this document meet your hardware and s | oftware development needs? |
| | | |
| 3. | Do you find the organization of this document easy | to follow? If not, why? |
| | | |
| 4. | What additions to the document do you think would | enhance the structure and subject? |
| | | |
| 5. | What deletions from the document could be made v | vithout affecting the overall usefulness? |
| | | |
| 6. | Is there any incorrect or misleading information (wh | at and where)? |
| | | |
| 7. | How would you improve this document? | |
| | | |

PIC16CE62X PRODUCT IDENTIFICATION SYSTEM

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)

NOTES:

| D | IC ₁ | 6 | | 60 | V |
|---|-----------------|---|---|----|----------|
| | | O | L | OZ | . |

| | \sim | \sim | _ |
|---|--------|------------|---|
| N | | • | • |
| | | | |

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1998-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769768

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511

Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588

Fax: 86-23-8980-9500 China - Hangzhou

Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533

Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870

Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351

Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12