

# 8-Bit CMOS Microcontrollers with A/D, D/A, OPAMP, Comparators and PSMC

#### **Microcontroller Core Features:**

- · High performance RISC CPU
- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- · Direct, indirect and relative addressing modes
  - Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle


Device	Program Memory X14	Data Memory X8
PIC16C781	1K	128
PIC16C782	2K	128

- 8-level deep hardware stack
- Interrupt capability (up to 8 internal/external interrupt sources)
- 16 I/O pins:
  - Individual direction control (13 pins)
  - Input only (3 pins), low leakage (2 pins)
  - Digital/Analog inputs (8 pins)
- Programmable PORTB interrupt-on-change (8 pins)
- Programmable PORTB weak pull-ups (8 pins)
- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with a software enabled option and its own on-chip RC oscillator for reliable operation
- Programmable Brown-out Reset (BOR)
- Programmable Low Voltage Detection (LVD)
- Internal/external MCLR
- · Programmable code protection
- · Power saving SLEEP mode
- Selectable oscillator options:
   HS, XT, LP, EC, RC, INTRC (4 MHz/37 kHz)
- In-Circuit Serial Programming<sup>™</sup> (ISCP<sup>™</sup>)
- · Program Memory Read (PMR) capability
- Four user programmable ID locations
- · Wide operating voltage range:
  - 2.5V to 5.5V for commercial and industrial temperature ranges
  - Extended temperature range available

### Microcontroller Core Features (Continued):

- Low power, high speed CMOS EPROM technology
- · Fully static design
- · Low power consumption:
  - < 2 mA @ 5V. 4 MHz
  - < 1 μA typical standby current.

#### Pin Diagram



#### **Peripheral Features:**

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Gate Input mode
  - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator, if INTRC oscillator mode
- · Analog-to-Digital Converter (ADC):
  - 8-bit resolution
  - Programmable 8-channel input
  - Internal voltages available for selfdiagnostics
- Digital-to-Analog Converter (DAC):
  - 8-bit resolution
  - Reference from AVDD, VREF1, or VR module
  - Output configurable to VDAC pin, Comparators, and ADC reference
- · Operational Amplifier module (OPA):
  - Firmware initiated input offset voltage Auto Calibration module
  - Low leakage inputs
  - Programmable Gain Bandwidth Product (GBWP)

# Peripheral Features (Continued):

- · Dual Analog Comparator module with:
  - Individual enable and interrupt bits
  - Programmable speed and output polarity
  - Fully configurable inputs and outputs
  - Reference from DAC, or VREF1/VREF2
  - Low input offset voltage.
- VR voltage reference module:
  - $3.072V + 0.7\% @25^{\circ}C$ , AVDD = 5V
  - Configurable output to ADC reference, DAC reference, and VR pin
  - 5 mA sink/source

- Programmable Switch Mode Controller module:
  - PWM and PSM modes
  - Programmable switching frequency
  - Configurable for either single or dual feedback inputs
  - Configurable single or dual outputs
  - Slope compensation output available in single output mode

Key Features PIC <sup>®</sup> Mid-Range Reference Manual (DS33023)	PIC16C781	PIC16C782
Operating Frequency	DC - 20 MHz	DC - 20 MHZ
RESETS (and Delays)	POR, BOR, MCLR, WDT (PWRT, OST)	POR, BOR, MCLR, WDT (PWRT, OST)
Program Memory (14 bit words)	1K	2K
Data Memory (bytes)	128	128
Interrupts	8	8
I/O Ports	13 + 3 Input only	13 + 3 Input only
Timers	2	2
Programmable Switch Mode Controller	1	1
8-bit Analog-to-Digital Module	1	1
ADC channels	8 External, 2 Internal	8 External, 2 Internal
8-bit Digital-to-Analog Module	1	1
Comparators	2	2
Comparator Channels	4 (AN<7:4>)	4 (AN<7:4>)
Operational Amplifier	1	1
Voltage Reference	1	1
Brown-out Reset	Yes	Yes
Programmable Low Voltage Detect	Yes	Yes
Instruction Set	35 Instructions	35 Instructions

#### **Table of Contents**

1.0	Device Overview	!
2.0	Device Overview	1
3.0	I/O Ports	
4.0	Program Memory Read (PMR)	4
5.0	Timer0 Module	5
6.0	Timer1 Module with Gate Control	5
7.0	Voltage Reference Module (VR)	6
8.0	Programmable Low Voltage Detect Module (PLVD)	63
9.0	Analog-to-Digital Converter (ADC) Module	69
10.0	Digital-to-Analog Converter (DAC) Module	79
11.0	Operational Amplifier (OPA) Module	8
12.0	Comparator Module	89
	Programmable Switch Mode Controller (PSMC)	
	Special Features of The CPU	
15.0	Instruction Set Summary	13
16.0	Development Support	14
	Electrical Characteristics	
18.0	DC and AC Characteristics Graphs and Tables	16
19.0	Packaging Information	169
Index	2.2	17
On-Li	ne Support	18
Read	er Response	182
PIC1	SC781/782 Product Identification System	18

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

#### 1.0 DEVICE OVERVIEW

This document contains device-specific information. Additional information may be found in the PIC Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference manual should be considered a complementary document to this data sheet. The Reference

manual is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

This data sheet covers two devices: PIC16C781 and PIC16C782. Both devices come in a variety of 20-pin packages.

The following figures are block diagrams of the PIC16C781 and the PIC16C782.

FIGURE 1-1: PIC16C781 BLOCK DIAGRAM





FIGURE 1-2: PIC16C782 BLOCK DIAGRAM






TABLE 1-1: PIC16C781/782 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
	RA0	ST	N/A	Port Input
RA0/AN0/OPA+	AN0	AN	_	ADC Input
	OPA+	AN	_	OPAMP Non-inverting Input
	RA1	ST	N/A	Port Input
RA1/AN1/OPA-	AN1	AN	_	ADC Input
	OPA-	AN	_	OPAMP Inverting Input
	RA2	ST	CMOS	Bi-directional I/O
RA2/AN2/VREF2	AN2	AN	_	ADC Input
	VREF2	AN	_	Comparator 2 Voltage Reference Input
	RA3	ST	CMOS	Bi-directional I/O
RA3/AN3/VREF1	AN3	AN	_	ADC Input
	VREF1	AN	_	Comparator 1, ADC, DACREF Input
RA4/T0CKI	RA4	ST	OD	Bi-directional I/O
	TOCKI	ST	_	Timer0 Clock Input
	RA5	ST	N/A	Port Input
RA5/MCLR/VPP	MCLR	ST	_	Master Clear Input
	VPP	Power	_	Programming Voltage
	RA6	ST	CMOS	Bi-directional I/O
	OSC2	_	XTAL	Crystal/Resonator
RA6/OSC2/CLKOUT/T1CKI	CLKOUT	_	CMOS	Fosc/4 Output
	T1CKI	ST	_	Timer1 Clock Input
	RA7	ST	CMOS	Bi-directional I/O
RA7/OSC1/CLKIN	OSC1	XTAL	_	Crystal/Resonator
	CLKIN	ST	_	External Clock Input
	RB0	TTL	CMOS	Bi-directional I/O
	INT	ST	_	External Interrupt
RB0/INT/AN4/VR	AN4	AN	_	ADC, Comparator Input
	VR	_	AN	Internal Voltage Reference Output
	RB1	TTL	CMOS	Bi-directional I/O
RB1/AN5/VDAC	AN5	AN	_	ADC, Comparator Input
	VDAC	_	AN	DAC Output
RB2/AN6	RB2	TTL	CMOS	Bi-directional I/O
INDZ/AINO	AN6	AN	_	ADC, Comparator Input
	RB3	TTL	CMOS	Bi-directional I/O
RB3/AN7/OPA	AN7	AN	_	ADC, Comparator Input
	OPA	_	AN	OPAMP Output
RB4	RB4	TTL	CMOS	Bi-directional I/O
RB5	RB5	TTL	CMOS	Bi-directional I/O
	RB6	TTL	CMOS	Bi-directional I/O
RB6/C1/PSMC1A	C1	_	CMOS	Comparator 1 Output
	PSMC1A	_	CMOS	PSMC Output 1A

TABLE 1-1: PIC16C781/782 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Function Input Type Type		Description			
	RB7	TTL	CMOS	Bi-directional I/O			
RB7/C2/PSMC1B/T1G	C2	_	CMOS	Comparator 2 Output			
KB1/G2/F3WIG1B/11G	PSMC1B	_	CMOS	PSMC Output 1B			
	T1G	ST	_	Timer 1 Gate Input			
AVDD	AVDD	Power	_	Positive Supply for Analog			
AVss	AVss	Power	_	Ground Reference for Analog			
VDD	VDD	Power	_	Positive Supply for Logic and I/O pins			
Vss	Vss	Power	_	Ground Reference for Logic and I/O pins			

Legend: ST = Schmitt Trigger XTAL = Crystal AN = Analog CMOS = CMOS Output OD = open drain Power = Power Supply TTL = Logic Level

NOTES:

#### 2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these PIC<sup>®</sup> microcontrollers. Each block (program and data memory) has its own bus, so that concurrent access can occur.

Additional information on device memory may be found in the PIC Mid-Range Reference Manual, (DS33023).

### 2.1 Program Memory Organization

The PIC16C781/782 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. The PIC16C781 has 1K x 14 words of program memory. The PIC16C782 has 2K x 14 words of program memory. Accessing a location above the physically implemented address causes a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PIC16C781 PROGRAM MEMORY MAP AND STACK





FIGURE 2-2: PIC16C782 PROGRAM MEMORY MAP AND



# 2.2 Data Memory Organization

The data memory is partitioned into multiple banks, which contain the General Purpose Registers and the Special Function Registers. Bits RP0 and RP1 are bank select bits.

RP1 RP0 (STATUS<6:5>) =  $00 \rightarrow Bank0$ 

= 01 → Bank1

=  $10 \rightarrow Bank2$ 

= 11 → Bank3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank are mirrored in another bank for code reduction and quicker access.

FIGURE 2-3:	REGISTER FILE MAP
I IGUILE 2-3.	IVEGIO I EIV I IEE MAI

Α	File ddress	А	File ddress	Δ	File ddress	A	File ddres
Indirect addr. (*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180ł
TMR0	01h	OPTION REG	81h	TMR0	100h	OPTION REG	181h
PCL	02h	PCL PCL	82h	PCL	10111 102h	PCL	182h
STATUS	02h	STATUS	83h	STATUS	102H	STATUS	183h
FSR	04h	FSR	84h	FSR	103h	FSR	184h
PORTA	05h	TRISA	85h	FOR	104H	FOR	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
TONE	07h	TRIOD	87h	FORTB	107h	TICIOD	187h
	08h		88h		107H		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	109h	PCLATH	18A
INTCON	0Bh	INTCON	8Bh	INTCON	10An	INTCON	18BI
PIR1	0Ch	PIE1	8Ch		10Ch		18C
1 1131	0Dh	1151	8Dh	PMDATL PMADRL	10Dh	PMCON1	18D
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh		18E
TMR1H	0En	FCON	8Fh	PMADRH	10En		18FI
T1CON	10h		90h	CALCON	110h		190h
110011	11h		91h	PSMCCON0	111h		1911
	12h		9111 92h	PSMCCON1	112h		192
	13h		9211 93h	FOIVICCOIVI			
	14h		9311 94h		113h 114h		193 194
	15h	WPUB	9411 95h		1140 115h		194
	16h	IOCB	96h		116h		196
	17h	ЮСВ	9611 97h		117h		1901
	18h		9711 98h		11711 118h		1981
	19h		99h	CM1CON0	119h		1991
	1Ah		99II 9Ah	CM2CON0	11911 11Ah		1991
	1Bh	REFCON	9Bh	CM2CON1	11Bh		19BI
	1Ch	LVDCON	9Ch	OPACON	11Ch		19C
	1Dh	ANSEL	9Dh	OPACON			
ADDEC	1Eh	ANGLE	9Eh	DAC	11Dh 11Eh		19D
ADRES	1Fh	ADCONA	9En 9Fh		11Fh		19E
ADCON0	20h	ADCON1		DACON0			19F
	2011	General Purpose Register	A0h		120h		1A0
General Purpose Register		32 Bytes	BFh				
96 Bytes			C C L				
55 2,100			EFh F0h		170h		1F0ł
		accesses	. 011	accesses	17 011	accesses	11 01
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	70h-7Fh	1FF
		Bank 1		Bank 2		Bank 3	

# 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register (FSR).

## 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1.

TABLE 2-1: PIC16C781/782 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on Page:
Bank 0											
00h <sup>(2)</sup>	INDF	Addressing	g this location	on uses con	tents of FSR	to address d	ata memory	(not a physic	al register)	0000 0000	23
01h	TMR0	Timer0 Mo	dule's Regi	ster						xxxx xxxx	51
02h <sup>(2)</sup>	PCL	Program C	Counter's (P	C) Least Sig	gnificant Byte					0000 0000	23
03h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17
04h <sup>(2)</sup>	FSR	Indirect Da	ata Memory		xxxx xxxx	23					
05h	PORTA	RA7	RA6	RA0	xxxx 0000	26					
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx 0000	35
07h	_	Unimpleme	ented							_	_
08h	_	Unimpleme	ented							_	_
09h	_	Unimpleme	ented							_	_
0Ah <sup>(1, 2)</sup>	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	unter	0 0000	23
0Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	19
0Ch	PIR1	LVDIF	ADIF	C2IF	C1IF	_	_	_	TMR1IF	00000	21
0Dh	_	Unimpleme	ented		•					_	_
0Eh	TMR1L	Holding re	gister for th		xxxx xxxx	55					
0Fh	TMR1H	Holding re	gister for th	e Most Sign	ificant Byte o	f the 16-bit T	MR1 Registe	er		xxxx xxxx	55
10h	T1CON	_	TMR1GE	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	-000 0000	57
11h	_	Unimpleme	ented							_	_
12h	_	Unimpleme	ented							_	_
13h	_	Unimpleme	ented							_	_
14h	_	Unimpleme	ented							_	_
15h	_	Unimpleme	ented							_	_
16h	_	Unimpleme	ented							_	_
17h	_	Unimpleme	ented							_	_
18h	_	Unimpleme	ented							_	_
19h	_	Unimpleme	ented							_	_
1Ah	_	Unimpleme	ented							_	_
1Bh	_	Unimpleme	ented							_	_
1Ch	_	Unimpleme	ented							_	_
1Dh	_	Unimpleme	ented							_	_
1Eh	ADRES	ADC Resu	It Register							xxxx xxxx	71
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	0000 0000	70

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'.

2: These registers can be addressed from any bank.

Shaded locations are unimplemented, read as '0'.

The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter. See Section 2.9 for more detail.

TABLE 2-1: PIC16C781/782 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

									•	-		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on Page:	
Bank 1												
80h <sup>(2)</sup>	INDF	Addressing	g this location	n uses con	tents of FSR	to address o	lata memory	(not a physical	al register)	0000 0000	23	
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	18	
82h <sup>(2)</sup>	PCL	Program C	Counter's (Po	C) Least Sig	gnificant Byte	l	1			0000 0000	23	
83h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17	
84h <sup>(2)</sup>	FSR	Indirect Da	ata Memory	Address Po	inter		1			xxxx xxxx	23	
85h	TRISA	PORTA Da	ata Direction	Register						1111 1111	26	
86h	TRISB	PORTB Da	ata Direction	Register						1111 1111	35	
87h	_	Unimplem	ented							_	_	
88h	_	Unimplem	ented							_	_	
89h	-	Unimplem	ented							_	_	
8Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	unter	0 0000	23	
8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	19	
8Ch	PIE1	LVDIE	ADIE	C2IE	C1IE	_	_	_	TMR1IE	00000	20	
8Dh	_	Unimplem	ented					1		_	_	
8Eh	PCON	_	_	_	WDTON	OSCF	_	POR	BOR	q 1-qq	22, 120	
8Fh	_	Unimplem	ented			I	1	l		_	_	
90h	_	Unimplem	ented							_	_	
91h	_	Unimplem	ented							_	_	
92h	-	Unimplem	ented							_	_	
93h	_	Unimplem	ented							_	_	
94h	-	Unimplem	ented							_	_	
95h	WPUB	PORTB W	eak Pull-up	Control						1111 1111	36	
96h	IOCB	PORTB In	terrupt-on-C	hange Con	trol					1111 0000	36	
97h	_	Unimplem	ented							_	_	
98h	_	Unimplem	ented							_	_	
99h	_	Unimplem	ented							_	_	
9Ah	_	Unimplem	ented							_	_	
9Bh	REFCON	_	_		_	VREN	VROE	_		00	61	
9Ch	LVDCON	_	_	BGST	LVDEN	LV3	LV2	LV1	LV0	00 0101	66	
9Dh	ANSEL	Analog Ch	nalog Channel Select 1111 1111									
9Eh	_	Unimplem	ented							_	_	
9Fh	ADCON1	_	_	VCFG1	VCFG0	_	_	_	_	00	71	

 $\begin{array}{ll} \mbox{Legend:} & \mbox{$x = $ unknown, $u = $ unchanged, $q = $ value $ depends on condition, $- = $ unimplemented, $ read as '0'. } \\ & \mbox{Shaded locations are unimplemented, read as '0'.} \\ \end{array}$ 

2: These registers can be addressed from any bank.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter. See Section 2.9 for more detail.

**TABLE 2-1:** PIC16C781/782 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on Page:
Bank 2											
100h <sup>(2)</sup>	INDF	Addressing	g this location	on uses con	tents of FSR	to address d	lata memory	(not a physica	al register)	0000 0000	23
101h	TMR0	Timer0 Mo	dule's Regi	ster						xxxx xxxx	51
102h <sup>(2)</sup>	PCL	Program C	Counter's (P	C) Least Sig	gnificant Byte	1				0000 0000	23
103h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17
104h <sup>(2)</sup>	FSR	Indirect Da	ata Memory	Address Po	ointer					xxxx xxxx	23
105h	_	Unimpleme	implemented								_
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx 0000	35
107h	_	Unimpleme	ented							_	_
108h	_	Unimpleme	ented							_	_
109h	_	Unimpleme	ented							_	_
10Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	unter	0 0000	23
10Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	19
10Ch	PMDATL	PMD7	PMD6	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0	0000 0000	48
10Dh	PMADRL	PMA7	PMA6	PMA5	PMA4	PMA3	PMA2	PMA1	PMA0	xxxx xxxx	48
10Eh	PMDATH	_	_	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8	00 0000	47
10Fh	PMADRH	_	_	_	Reserved	Reserved	PMA10	PMA9	PMA8	x xxxx	48
110h	CALCON	CAL	CALERR	CALREF	_	_	_	_	_	000	85
111h	PSMCCON0	SMCCL1	SMCCL0	MINDC1	MINDC0	MAXDC1	MAXDC0	DC1	DC0	0000 0000	104
112h	PSMCCON1	SMCON	S1APOL	S1BPOL	_	SCEN	SMCOM	PWM/PSM	SMCCS	000- 0000	104
113h	_	Unimpleme	ented	ı						_	_
114h	_	Unimpleme	ented							_	_
115h	_	Unimpleme	ented							_	_
116h	_	Unimpleme	ented							_	_
117h	_	Unimpleme	ented							_	_
118h	_	Unimpleme	ented							_	_
119h	CM1CON0	C10N	C1OUT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	91
11Ah	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 0000	93
11Bh	CM2CON1	MC1OUT	MC2OUT	_	_	_	_	_	C2SYNC	000	94
11Ch	OPACON	OPAON	CMPEN	_	_	_	_	_	GBWP	000	84
11Dh	-	Unimpleme	ented							-	_
11Eh	DAC	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	0000 0000	79
11Fh	DACON0	DAON	DAOE	_	_	_	_	DARS1	DARS0	0000	79

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter. See Section 2.9 for more detail.

2: These registers can be addressed from any bank.

PIC16C781/782 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 2-1:** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on Page:
Bank 3	1					1				1	
180h <sup>(2)</sup>	INDF	Addressing	this location	n uses con	tents of FSR	to address o	lata memory	(not a physical	al register)	0000 0000	23
181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	18
182h <sup>(2)</sup>	PCL	Program C	ounter's (P	C) Least Sig	gnificant Byte		I.	ı		0000 0000	23
183h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17
184h <sup>(2)</sup>	FSR	Indirect Da	ta Memory	xxxx xxxx	23						
185h	_	Unimpleme	ented							_	_
186h	TRISB	PORTB Da	ata Direction	Register						1111 1111	35
187h	_	Unimpleme	ented							_	_
188h	_	Unimpleme	ented							_	_
189h	_	Unimpleme	ented							_	_
18Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	unter	0 0000	23
18Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	19
18Ch	PMCON1	Reserved	_	_	_	_	_	_	RD	10	47
18Dh	_	Unimpleme	ented			ļ.				_	_
18Eh	_	Unimpleme	Inimplemented								_
18Fh	_	Unimpleme	ented							_	_
190h	_	Unimpleme	ented							_	_
191h	_	Unimpleme	ented							_	_
192h	_	Unimpleme	ented							_	_
193h	_	Unimpleme	ented							_	_
194h	_	Unimpleme	ented							_	_
195h	_	Unimpleme	ented							_	_
196h	_	Unimpleme	ented							_	_
197h	_	Unimpleme	ented							_	_
198h	_	Unimpleme	ented							_	_
199h	_	Unimpleme	ented							_	_
19Ah	_	Unimpleme	ented							_	_
19Bh	_	Unimpleme	ented							_	_
19Ch	_	Unimpleme	ented							_	_
19Dh	_	Unimpleme	ented							_	_
19Eh	_	Unimpleme	ented							_	_
19Fh	_	Unimpleme	ented							_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter. See Section 2.9 for more detail.

2: These registers can be addressed from any bank.

### 2.3 STATUS Register

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, or C bits, the write to these three bits is disabled. These bits are set or cleared according to the device logic. The  $\overline{10}$  and  $\overline{PD}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as the destination may be different than intended.

For example, CLRF STATUS clears the upper three bits and sets the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, since these instructions do not affect the Z, C, or DC bits from the STATUS register. For other instructions not affecting any status bits, see the "Instruction Set Summary."

Note: The <u>C and DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the <u>SUBLW</u> and <u>SUBWF</u> instructions for examples.

#### REGISTER 2-1: STATUS REGISTER (STATUS: 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit7							bit0

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)

bit 6-5 RP<1:0>: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes

bit 4 **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 2.4 OPTION\_REG Register

The OPTION\_REG register is a readable and writable register which contains various control bits to configure:

- TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler)
- · External INT interrupt
- TMR0
- · Weak pull-ups on PORTB

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

# REGISTER 2-2: OPTION REGISTER (OPTION\_REG: 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit7			•			•	hit∩

bit 7 RBPU: PORTB Pull-up Enable bit<sup>(1)</sup>

1 = PORTB weak pull-ups are disabled

0 = PORTB weak pull-ups are enabled by the WPUB register

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (Fosc/4)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS<2:0>:** Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

Note 1: Individual weak pull-ups on RB pins can be enabled/disabled from the weak pull-up PORTB register (WPUB).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 2.5 INTCON Register

The INTCON register is a readable and writable register which contains:

- Enable and interrupt flag bits for TMR0 register overflow
- Enable and interrupt flag bits for the external interrupt (INT)
- Enable and interrupt flag bits for PORTB Interrupt-on-Change (IOCB)
- · Peripheral interrupt enable bit
- · Global interrupt enable bit

bit 7

bit 6

bit 5

bit 4

bit 3

bit 2

bit 1

bit 0

#### Note:

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### REGISTER 2-3: INTERRUPT CONTROL REGISTER (INTCON: 0Bh, 8Bh, 10Bh, 18Bh)

0 = The RB0/INT external interrupt did not occur

0 = None of the RB7:RB0 pins have changed state

RBIF: RB Port Change Interrupt Flag bit<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x				
GIE	PEIE	T01E	INTE	RBIE	T0IF	INTF	RBIF				
bit 7							bit 0				
GIE: Globa	GIE: Global Interrupt Enable bit										
1 = Enables all unmasked interrupts											
0 = Disables all interrupts											
PEIE: Peripheral Interrupt Enable bit											
	s all unmask		•								
0 = Disable	0 = Disables all peripheral interrupts										
	T0IE: TMR0 Overflow Interrupt Enable bit										
	s the TMR0 i										
	s the TMR0	•									
	/INT Externa	•									
	s the RB0/IN										
	s the RB0/IN		•								
	Port Change										
	s the RB por s the RB por	0									
	•	ū	•								
	0 Overflow Ir			rad in aaftu	(ara)						
	register has o register did n	•	nust be clea	irea iri soitw	are)						
INTF: RB0/	INT Externa	I Interrupt Fla	ag bit								
1 = The RE	30/INT extern	al interrupt of	occurred (mi	ust be cleare	ed in softwa	are)					

Note 1: Individual RB pin interrupt-on-change can be enabled/disabled from the Interrupt-on-Change PORTB register (IOCB).

1 = When at least one of the RB7:RB0 pins changed state (must be cleared in software)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 2.6 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt (see Register 2-3).

## REGISTER 2-4: PERIPHERAL INTERRUPT ENABLE REGISTER (PIE1: 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
LVDIE	ADIE	C2IE	C1IE	_	_		TMR1IE
bit7							bit0

bit 7 LVDIE: Low Voltage Detect Interrupt Enable bit

1 = LVD interrupt is enabled

0 = LVD interrupt is disabled

bit 6 ADIE: Analog-to-Digital Converter Interrupt Enable bit

1 = Enables the Analog-to-Digital Converter interrupt

0 = Disables the Analog-to-Digital Converter interrupt

bit 5 C2IE: Comparator C2 Interrupt Enable bit

1 = Enables the Comparator C2 interrupt

0 = Disables the Comparator C2 interrupt

bit 4 C1IE: Comparator C1 Interrupt Enable bit

1 = Enables the Comparator C1 interrupt

0 = Disables the Comparator C1 interrupt

bit 3-1 Unimplemented: Read as '0'

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

 $R = Readable \ bit$   $W = Writable \ bit$   $U = Unimplemented \ bit$ , read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### 2.7 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 2-5: PERIPHERAL INTERRUPT REGISTER (PIR1 0Ch)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
LVDIF	ADIF	C2IF	C1IF	_	_	_	TMR1IF
bit7						•	bit 0

bit 7 LVDIF: Low Voltage Detect Interrupt Flag bit

1 = The supply voltage has fallen below the specified LVD voltage (must be cleared in software)

0 = The supply voltage is greater than the specified LVD voltage

bit 6 ADIF: Analog-to-Digital Converter Interrupt Flag bit

1 = An ADC conversion completed (must be cleared in software)

0 = The ADC conversion is not complete

bit 5 C2IF: Comparator C2 Interrupt Flag bit

1 = Comparator C2 input has crossed the threshold (must be cleared in software)

0 = Comparator C2 input has not crossed the threshold

bit 4 C1IF: Comparator C1 Interrupt Flag bit

1 = Comparator C1 input has crossed the threshold (must be cleared in software)

0 = Comparator C1 input has not crossed the threshold

bit 3-1 Unimplemented: Read as '0'

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### 2.8 **PCON Register**

The Power Control (PCON) register contains two flag bits to allow determination of the source of the most recent RESET:

- Power-on Reset (POR)
- External MCLR Reset

bit 7-5

Note:

• Power Supply Brown-out (BOR) Reset

The Power Control register also contains frequency select bits for the INTRC oscillator and the WDT software enable bit.

> BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

Direction of Change	Typical Tin	ne Inactive
Direction of Change	Minimum	Maximum
4 MHz → 37 kHz	100 μs	300 μs
37 kHz→4 MHz	1.25 μs	3.25 μs

Note: When changing the internal oscillator speed (i.e., the OSCF bit, INTRC mode), the processor will be inactive during the oscillator frequency change.

#### **REGISTER 2-6:** POWER CONTROL REGISTER (PCON: 8Eh)

U-0	U-0	U-0	R/W-q	R/W-1	U-0	R/W-q	R/W-q
_	_	_	WDTON	OSCF	_	POR	BOR
bit 7							bit 0

Unimplemented: Read as '0'

bit 4 WDTON: WDT Software Enable bit

If WDTE bit (Configuration Word <3>) = 1:

This bit is not writable, always reads '1'

### If WDTE bit (Configuration Word <3>) = 0:

1 = WDT is enabled 0 = WDT is disabled

bit 3 OSCF: Oscillator Speed INTRC Mode bit

> 1 = 4 MHz typical 0 = 37 kHz typical

All other oscillator modes (X = Ignored)

bit 2 Unimplemented: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

**BOR:** Brown-out Reset Status bit bit 0

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred

#### Legend:

q = Value depends on conditions

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown

- n = Value at POR '1' = Bit is set

#### 2.9 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register occur through the PCLATH register.

#### 2.9.1 PROGRAM MEMORY PAGING

PIC16C781/782 devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When performing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When performing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. A return instruction pops a PC address off the stack onto the PC register. Therefore, manipulation of the PCLATH<4:3> bits is not required for the return instructions (which POPs the address from the stack).

#### 2.10 Stack

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

#### 2.11 INDF

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is known as *indirect addressing*.

Reading INDF itself, indirectly (FSR = 0), produces 00h. Writing to the INDF register indirectly results in a no operation (although STATUS bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-1.

# EXAMPLE 2-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

```
movlw
                 0x20 ;initialize pointer
          movwf FSR
                      ; to RAM
                 INDF ;clear INDF register
NEXT
          clrf
                 FSR
                      ;inc pointer
          incf
          btfss
                 FSR,4 ;all done?
          goto
                 NEXT ; NO, clear next
CONTINUE
                       ;YES, continue
```

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-5.

# FIGURE 2-4: LOADING OF PC IN DIFFERENT SITUATIONS





FIGURE 2-5: DIRECT/INDIRECT ADDRESSING



# 2.12 Effect of RESET on Core Registers

Refer to Table 2-2 for the effect of a RESET operation on core registers.

TABLE 2-2: EFFECT OF RESET ON CORE REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS <sup>(1)</sup>
Bank 0	ank 0										
00h	INDF	Addressing	this location	uses conte	ents of FSR to	address data	a memory (no	t a physical r	egister)	0000 0000	0000 0000
02h	PCL	Program C	ounter's (PC	) Least Sigr	nificant Byte					0000 0000	0000 0000
04h	FSR	Indirect Da	ta Memory A	ddress Poir	nter		xxxx xxxx	uuuu uuuu			
0Ah	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	ounter	0 0000	0 0000
0Ch	PIR1	LVDIF	ADIF	C2IF	C1IF	_	_	_	TMR1IF	00000	00000
Bank 1					•					•	
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	xxxx xxxx	1111 1111
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	LVDIE	ADIE	C2IE	C1IE	_	_	_	TMR1IE	00000	00000
8Eh	PCON	_	_	_	WDTON	OSCF	_	POR	BOR	q 1-qq	q 1-qq

 $\begin{array}{ll} \mbox{Legend:} & x = \mbox{unknown}, \mbox{$u$} = \mbox{unchanged}, \mbox{$q$} = \mbox{value depends on condition, -= unimplemented, read as '0'.} \\ & \mbox{Shaded locations are unimplemented, read as '0'.} \end{array}$ 

Note 1: Other (non power-up) RESETS include external RESET through MCLR and Watchdog Timer Reset.

### **3.0 I/O PORTS**

Most pins for the I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC Mid-Range Reference Manual (DS33023)

### 3.1 I/O Port Analog/Digital Mode

The PIC16C781/782 has two I/O ports: PORTA and PORTB. Some of these port pins are mixed signal (can be digital or analog). When an analog signal is present on a pin, the pin must be configured as an analog input

to prevent unnecessary current drawn from the power supply. The Analog Select register (ANSEL) allows the user to individually select the Digital/Analog mode on these pins. When the Analog mode is active, the port pin always reads as a logic 0.

- Note 1: On a Power-on Reset, the ANSEL register configures these mixed signal pins as Analog mode: RA<3:0>, RB<3:0>.
  - 2: If a pin is configured as Analog mode, the pin always reads '0', even if the digital output is active.

### REGISTER 3-1: ANALOG SELECT REGISTER (ANSEL: 9Dh)

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANS7  | ANS6  | ANS5  | ANS4  | ANS3  | ANS2  | ANS1  | ANS0  |
| bit 7 |       | •     |       | •     |       | •     | bit 0 |

bit 7-0 ANS<7:0>: Select Analog Input Function on AN<7:0> bits

1 = Analog input 0 = Digital I/O

**Note:** Setting a pin to an analog input disables the digital input buffer. The corresponding TRIS bit should be set to input mode when using pins as analog inputs.

### 3.2 PORTA and the TRISA Register

PORTA is an 8-bit wide, bi-directional port with the exception of RAO, RA1 and RA5, which are inputs only. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) makes the corresponding PORTA pin an input (i.e., disables the digital output). Clearing a TRISA bit (= 0) makes the corresponding PORTA pin an output (i.e., disables the digital output).

Reading the PORTA register reads the status of the pins, whereas writing to it, writes to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is then modified and written to the port data latch.

Pins RA<3:0> are multiplexed with analog functions:

- Analog inputs AN<3:0> to the A/D Converter.
- · VREF1 and VREF2 inputs to the comparators.
- · OPAMP inverting/non-inverting inputs.

Note: When the analog peripherals are using any of these pins as analog input/output, the ANSEL register must have the proper value to individually select the Analog mode of the corresponding pins.

Pins RA<7:4> are multiplexed with digital functions:

- Pin RA4 is multiplexed with the TMR0 module clock input.
- Pin RA5 is multiplexed with the device RESET (MCLR) and programming input (VPP) function.
- Pins RA6 and RA7 are multiplexed with the oscillator/clock I/O functions. RA6 can also be configured as the TMR1 clock input.

PORTA has the following I/O characteristics:

- · RA0, RA1, and RA5 are input only.
- RA4 is an open drain output. All other PORTA pins have full CMOS buffer outputs.
- All PORTA pins have Schmitt trigger inputs.

#### **EXAMPLE 3-1: INITIALIZING PORTA**

```
This code block will configure PORTA
    as follows
   RA<7:4> digital outputs
   RA<3:2> digital inputs
; *
   RA<1:0> analog inputs
   RB<3:0> digital I/O
;* Note 1: RB<3:0> configured as digital I/O
;* Note 2: RA<7:6> availability depends on
   the oscillator selection
   BANKSEL
              PORTA
                        ; Select Bank O
   CLRF
             PORTA
                        ; Preset PORTA data
                        ; reg
                        ; Select Bank 1
   BANKSEL
              TRISA
              B'00001111'; Digital I/O
   W.TVOW
                        ; config data
   MOVWF
              TRISA
                        ; Configure PORTA
                         ; digital
              B'00000011'; Analog I/O config
   MOVIW
                        ; data
   MOVWF
              ANSEL
                        ; Configure PORTA
                         ; analog
```

# 3.2.1 TRISA, ANSEL, AND CONTROL PRECEDENCE

The ANSEL and TRISA registers are the primary software controls for the configuration of PORTA pins. TRISA bits tri-state the output drivers of PORTA, and ANSEL register bits control the digital input buffers. It is important to program both registers when configuring a mixed signal port pin, as most peripherals cannot override the TRISA and ANSEL registers control. Even if a peripheral has the ability to override control of the TRISA and ANSEL registers, it is good programming practice to program both registers appropriately.

There are specific cases in which the TRISA and ANSEL registers can be overridden by a peripheral or a configuration bit, see Figures 3-1 through 3-8 for details.

Note: Crystal (LP, XT and HS) oscillator configurations use pin RA6/OSC2/CLKOUT/T1CKI as OSC2. In these modes, setting or clearing TRISA<6> will have no effect and the pin will read as a zero (0).

FIGURE 3-1: **BLOCK DIAGRAM OF RAO/ANO/OPA+ PIN** VDD RA0/AN0/OPA+ RD ANSEL Vss RD TRISA Vss Data Bus ANSEL Reg. Q D WR ANSEL Q CK ₹ Data Reg. Q D ΕN RD PORTA Analog Function Enable AN0/OPA+ (see Figure 1-3) ANSEL<0> TRISA<0> **FUNCTION** PORTA<0> READ 0 Digital In Pin

Analog In

0

Х

Х

1

FIGURE 3-2: **BLOCK DIAGRAM OF RA1/AN1/OPA- PIN** Vdd RA1/AN1/OPA-**RD ANSEL RD TRISA** Data Bus ANSEL Reg. Q D WR ANSEL Q CK ₹ Data Reg. D Q ΕN **RD PORTA** Analog Function Enable AN1/OPA- (see Figure 1-3) ANSEL<1> TRISA<1> **FUNCTION** PORTA<1> READ Pin 0 х Digital In 1 0 Analog In






FIGURE 3-4: BLOCK DIAGRAM OF RA3/AN3/VREF1 PIN



ANSEL<3>	TRISA<3>	FUNCTION	PORTA<3> READ
0	1	Digital In	Pin
0	0	Digital Out	Pin
1	x	Analog In	0

FIGURE 3-5: BLOCK DIAGRAM OF RA4/T0CKI PIN



# FIGURE 3-6: BLOCK DIAGRAM OF RA5/MCLR/VPP PIN





FIGURE 3-7: BLOCK DIAGRAM OF RA6/OSC2/CLKOUT/T1CKI PIN



OSC MODE <sup>(1)</sup>	TMR1 OSCILLATOR	PIN FUNCTION	T1CKI	PORTA<6> READ
LP, XT, HS	N/A	OSC2	N/A	0
RC, INTRC w/ CLKOUT	N/A	CLKOUT	N/A	0
INTRC w/o CLKOUT	Enabled	OSC2 (TMR1)	N/A	0
INTRC w/o CLKOUT	Disabled	Digital I/O	Available	Pin
RC w/o CLKOUT	N/A	Digital I/O	Available	Pin
EC	N/A	Digital I/O	Available	Pin

N/A = Not Available w/ = with w/o = without

Note 1: See Configuration Word Fosc<2:0>, Register 14-1.

FIGURE 3-8: **BLOCK DIAGRAM OF RA7/OSC1/CLKIN PIN** OSC2 Oscillator Circuit Fosc<2:0>(1) T10SCEN VDD To Chip Clock Drivers A7/OSC1/CLKIN Data Reg. Data Bus D Q VDD EC Mode WR PORTA Р CK LQ TRIS Reg. Q Ν WR TRISA CK \\_Q Vss (INTRC w/ CLKOUT) or (INTRC w/o CLKOUT) **RD TRISA** Data Reg. ΕN RD PORTA OSC MODE(1) TMR1 OSCILLATOR PIN FUNCTION PORTA<7> READ LP. XT. HS N/A OSC1 0 RC N/A OSC<sub>1</sub> 0 EC N/A **CLKIN** 0 INTRC Enabled OSC1 (TMR1) 0 INTRC Disabled Digital I/O Pin N/A = Not Available Note 1: See Configuration Word Fosc<2:0>, Register 14-1.

TABLE 3-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	uuuu 0000
85h	TRISA	PORTA	A Data I	Direction	Registe	er				1111 1111	1111 1111
9Dh	ANSEL	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTA.

### 3.3 PORTB and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) makes the corresponding PORTB pin an input (i.e., puts the corresponding output driver into a Hi-Impedance mode). Clearing a TRISB bit (= 0) makes the corresponding PORTB pin an output (i.e., puts the contents of the output latch on the selected pin.

#### **EXAMPLE 3-2: INITIALIZING PORTB**

```
;* This code block will configure PORT B
;* as follows
;* RB<7:6> analog inputs
;* RB<5:4> digital inputs
;* RB<3:2> digital inputs
;* RB<1:0> digital inputs
;* RB<1:0> digital inputs
;* RA<3:0> digital I/O
```

```
BANKSEL
           PORTB
                      ; Select Bank 0
CLRF
           PORTB
                      ; Preset PORTB data
                      ; req.
BANKSEL
           TRISB
                      ; Select Bank 1
           B'11001111'; Digital I/O
MOVLW
                      ; config data
                      ; Configure PORTB
MOVWE
           TRISE
                      ; digital
           B'00000011'; Analog I/O config
MOVLW
                      ; data
                      ; Configure PORTB
MOVWF
           ANSEL.
                       ; analog
```

The RB0 pin can be configured as:

- Digital I/O
- ADC/Comparator Analog Input (AN4)
- External Interrupt (INT)
- Voltage Reference Output (VR)

When the pin is used as an analog I/O, the ANSEL register must have bit 4 set to configure the RB0 pin as an analog input.

Pin RB1 is multiplexed with two analog functions: ADC/Comparator Analog Input AN5, and the output of the DAC. When the pin is used as an analog I/O, the ANSEL register must have bit 5 set to configure the RB1 pin as an analog I/O.

Pin RB2 is multiplexed with the analog function ADC/ Comparator Input AN6. When the pin is used as an analog input, the ANSEL register must have bit 6 to select the Analog mode for the pin.

The RB3 pin is multiplexed with two analog functions: ADC/Comparator Analog Input AN7, and the output of the OPA module. When the pin is used as analog I/O, the ANSEL register must have bit 7 set to select the Analog mode of the pin.

Pins RB<7:6> are multiplexed with the outputs of the two on-board comparators, the outputs of the PSMC module, and the clock gate input for Timer1. Note, when enabled, these peripherals override the PORTB data register; however, TRISB retains control of output drivers. Therefore, TRISB<7:6> must be programmed appropriately for Comparator and PSMC outputs to operate.

#### 3.3.1 PORTB WEAK PULL-UP

Each of the PORTB pins has an internal weak pull-up resistance, which can be individually enabled from the WPUB register. A single global enable bit, RBPU (OPTION\_REG<7>), can turn on/off all of the selected pull-ups. Clearing the RBPU bit (OPTION\_REG<7>) enables the weak pull-up resistors (see Register 3-2). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

#### 3.3.2 PORTB INTERRUPT-ON-CHANGE

Each of the PORTB pins, if configured as input, has the ability to generate an interrupt-on-change. To enable the interrupt-on-change feature, the corresponding bit must be set in the IOCB register (see Register 3-3). The RBIE bit in the INTCON register functions as a global enable bit to turn on/off the interrupt-on-change feature. The selected inputs are compared to the old value latched on the last read of PORTB. The "mismatch" outputs are OR-ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

The IOCB interrupt can also awaken the device from SLEEP. The user, in the Interrupt Service Routine, must clear the interrupt in the following manner:

- A read or write to PORTB. This copies the current state into the latch and ends the mismatch condition.
- b) Clear flag bit RBIF.

#### REGISTER 3-2: WEAK PULL-UP PORTB REGISTER (WPUB: 95h)

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| hit7  |       |       |       | •     |       | •     | hit0  |

bit 7-0 WPUB<7:0>: PORTB Weak Pull-Up Control bits

- 1 = Weak pull-up enabled for corresponding pin
- 0 = Weak pull-up disabled for corresponding pin
- Note 1: For the WPUB register setting to take effect, the RBPU bit in the OPTION\_REG register must be cleared.
  - 2: The weak pull-up device is automatically disabled if the pin is in output mode, i.e., (TRISB = 0) for corresponding pin.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### REGISTER 3-3: INTERRUPT-ON-CHANGE PORTB REGISTER (IOCB: 96h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0
bit7		•	•	•	•	,	bit0

bit 7-0 IOCB<7:0>: Interrupt-on-Change PORTB Control bits

- 1 = Interrupt-on-change enabled for corresponding pin
- 0 = Interrupt-on-change disabled for corresponding pin
- **Note 1:** The interrupt enable bits, GIE and RBIE in the INTCON register, must be set for individual interrupts to be recognized.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 3.3.3 TRISB, ANSEL, AND CONTROL PRECEDENCE

The ANSEL and TRISB registers are the primary controls for the configuration of PORTB pins. TRISB tristates the output drivers of PORTB, and the ANSEL register disables the input buffers. It is important to program both registers when configuring a port pin, since most peripherals do not have precedence over the TRISB and ANSEL registers' control of the pin. Even if a peripheral has the ability to override the control of the TRISB and ANSEL registers, it is good practice to program both registers appropriately.

- **Note 1:** Upon RESET, the ANSEL register configures the RB<3:0> pins as analog inputs.
  - **2:** When programmed as analog inputs, RB<3:0> pins will read as '0'.
  - 3: There are specific cases in which the functions of the TRISB and ANSEL registers can be overridden by a peripheral or configuration word (see Figure 3-9 through Figure 3-16 for details).






FIGURE 3-10: **BLOCK DIAGRAM OF RB1/AN5/VDAC PIN** DAON DAOE WPUB Req **VDAC Output** Data Bus D Q WR WPUB Q CK VDD RD WPUB RBPU Weak Pull-up PORTB Reg. D Q VDD VDD WR PORTB CK Q RB1/AN5/VDAC TRIS Reg. Ν Δ D Q WR TRISB Vss Vss CK Q **RD TRISB** ANSEL Reg. D Q WR ANSEL CK Q TTL RD ANSEL IOCB Reg. D Q Set RBIF WR IOCB Q CK D From other RB<7:0> pins Q1 ΕN RD IOCB Q Q D ΕN Q3 ΕN RD PORTB Analog Function Enable AN5/VDAC DAON & DAOE ANSEL<5> TRISB<1> **FUNCTION** PORTB<1> READ 0 0 Digital In Pin 0 0 Digital Out Pin 0 1 Х Analog In 0 Analog Out х Х 0

WPUB Reg. Data Bus D Q WR WPUB CK Q Vdd RBPU Weak Pull-up Р RD WPUB PORTB Reg. VDDVDD D Q Ρ RB2/AN6 WR PORTB CK Q Ν TRIS Reg. **▼** Vss D Vss Q WR TRISB CK Q RD TRISB ANSEL Reg. D Q WR ANSEL Q CK RD ANSEL IOCB Reg. D Set RBIF WR IOCB CK Q D From other RB<7:0> pins Q1 ΕN RD IOCB D Q Q D ΕN Q3 ΕN RD PORTB Analog Function Enable AN6 ANSEL<6> TRISB<2> **FUNCTION** PORTB<2> READ Digital In Pin 0 1 0 0 Digital Out Pin 1 х Analog In 0

FIGURE 3-11: BLOCK DIAGRAM OF RB2/AN6 PIN

FIGURE 3-12: **BLOCK DIAGRAM OF RB3/AN7/OPA PIN** CAL\_ACTIVE **OPAON** OPA WPUB Reg Output Data Bus  $V_{DD}$ RBPU WR WPUB CK Q Weak Pull-up Р **RD WPUB** PORTB Reg. VDD VDD D Q RB3/AN7/OPA **WR PORTB** CK Q Ν TRIS Reg. **▼** Vss D Vss Q WR TRISB Q CK **RD TRISB** ANSEL Reg. D Q WR ANSEL CK Q **RD ANSEL** TTL IOCB Reg. D Q Set RBIF WR IOCB CK Q Q D Q1 From other **RD IOCB** ΕN RB<7:0> pins D ΕN Q D Q3 **RD PORTB** ΕN Analog Function Enable AN7/OPA **OPA MODULE** ANSEL<7> ADC/C1/C2 INPUT **FUNCTION** PORTB<3> READ CAL ACTIVE **OPAON** Digital I/O 0 0 Digital Pin 0 х 1 Analog Analog In 0 1 0 1 Analog **OPA** Output 0 1 Analog HI-Z Calibration 0 Analog HI-Z = No internal drive on pin (analog input) during calibration.





C10E SMCON PSMC1A C10UT WPUB Reg. Data Bus  $V_{DD}$ Q RBPU P Weak Pull-up WR WPUB Q CK RD WPUB Data Reg. D Q VDD WR PORTB Q CK RB6/C1/PSMC1A TRIS Reg. D Q Vss Vss WR TRISB CK Q **RD TRISB** \TTL **RD PORTB RD IOCB** IOCB Reg. D Q WR IOCB CK Q Serial Programming Clock D Q Q1 EN< Set RBIF Q D From other RB<7:0> pins RD Port EN< Q3 PSMC SMCON **COMPARATOR C10E** PORTB TRISB<6> **FUNCTION** Digital In 1 х 0 0 0 Digital Out C10UT 0 0 1 х 0 PSMC1A

FIGURE 3-15: BLOCK DIAGRAM OF RB6/C1/PSMC1A PIN

BLOCK DIAGRAM OF RB7/C2/PSMC1B/T1G PIN FIGURE 3-16: SCEN SMCOM SMCON RD WPUB VDD RBPU WPUB Reg. P Weak Pull-up RB7/C2/PSMC1B/T1G Data Bus WR WPUB Q CK Data Reg. WR PORTB CK Q TRIS Reg. C2OUT D Q VDD WR TRISB CK Q PSMC1B RD TRISB SC Switch Vss RD IOCB TTL RD PORTB IOCB Reg. D Q WR IOCB CK Q Serial Programming Data Q D and Timer1 Gate Q1 EN< Set RBIF Q D RB<7:0> pins RD Port EN 9 Q3 PSMC MODULE COMPARATOR PORTB TRISB<7> **FUNCTION** C2OE **SMCON** SMCOM **SCEN** х Х 1 Digital In x Digital Out 0 0 0 0 Digital Out 0 0 0 1 0 Х х 1 0 C2OUT 0 C2OUT 1 0 1 0 Slope Compensation 0 1 х 0 0 PSMC1B 1 1 Х Х

TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	e on: BOR	Valu all o RES	ther
06h	PORTB	RB7	B7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 :							xxxx	0000	uuuu	0000
86h	TRISB	PORTB I	ORTB Data Direction Register								1111	1111	1111
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
95h	WPUB	PORTB \	Neak Pull-	up Contro	ol					1111	1111	1111	1111
96h	IOCB	PORTB I	RTB Interrupt-on-Change Control							1111	0000	1111	0000
9Dh	ANSEL	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTB.

NOTES:

# 4.0 PROGRAM MEMORY READ (PMR)

Program memory is readable during normal operation (full VDD range). It is read by indirect addressing through the following Special Function Registers:

PMCON1: Control
PMDATH: Data High
PMDATL: Data Low
PMADRH: Address High
PMADRL: Address Low

bit 0

When interfacing to the program memory block, the PMDATH and PMDATL registers form a 2-byte word, which holds the 14-bit data. The PMADRH and PMADRL registers form a 2-byte word, which holds the 12-bit address of the program memory location being accessed. Mid-range devices have up to 8K words of program EPROM with an address range from 0h to

3FFFh. When the device contains less memory than the full address range of the PMADRH:PMARDL registers, the Most Significant bits of the PMADRH register are ignored.

#### 4.1 PMCON1 Register

PMCON1 is the control register for program memory accesses.

Control bit RD initiates a read operation. This bit cannot be cleared, only set, in software. It is cleared in hardware at completion of the read operation.

#### 4.2 PMDATH and PMDATL Registers

The PMDATH:PMDATL registers are loaded with the contents of program memory addressed by the PMADRH and PMADRL registers upon completion of a Program Memory Read command.

#### REGISTER 4-1: PROGRAM MEMORY READ CONTROL REGISTER 1 (PMCON1: 18Ch)

R-1	U-0	U-0	U-0	U-0	U-0	U-0	R/S-0
Reserved	_	_	_	_	_	_	RD
bit7							bit0

bit 7 Reserved: Read as '1'
bit 6-1 Unimplemented: Read as '0

RD: Read Control bit

1 = Initiates a Program memory read (read takes 2 cycles, RD is cleared in hardware)

0 = Reserved

Legend:
S = Settable bit
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as '0'
- n = Value at POR
'1' = Bit is set
'0' = Bit is cleared x = Bit is unknown

#### REGISTER 4-2: PROGRAM MEMORY DATA HIGH (PMDATH: 10Eh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8
hit7							hit∩

bit 7-6 Unimplemented: Read as '0

bit 5-0 PMD<13:8>: Program Memory Data bits

The value of the program memory word pointed to by PMADRH and PMADRL after a program memory read command.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### PROGRAM MEMORY DATA LOW (PMDATL: 10Ch) **REGISTER 4-3:**

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PMD7  | PMD6  | PMD5  | PMD4  | PMD3  | PMD2  | PMD1  | PMD0  |
| hit7  | •     | •     |       |       | •     |       | hit∩  |

bit 7-0 PMD<7:0>: Program Memory Data bits

The value of the program memory word pointed to by PMADRH and PMADRL after a program memory read command.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **REGISTER 4-4:** PROGRAM MEMORY ADDRESS HIGH (PMADRH: 10Fh)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	— — Reserv		Reserved	Reserved	PMA10	PMA9	PMA8
bit7					•	•	bit0

bit 7-5 Unimplemented: Read as '0'

Reserved: Read state is not guaranteed bit 4-3

bit 2-0 PMA<10:8>: PMR Address bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **REGISTER 4-5:** PROGRAM MEMORY ADDRESS LOW (PMADRL: 10Dh)

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PMA7  | PMA6  | PMA5  | PMA4  | PMA3  | PMA2  | PMA1  | PMA0  |
| hit7  |       |       |       |       |       |       | hit∩  |

bit 7-0 PMA<7:0>: PMR Address bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 4.3 Reading the EPROM Program Memory

To read a program memory location, the user must write 2 bytes of the address to the PMADRH and PMADRL registers, then set control bit RD (PMCON1<0>). Once the read control bit is set, the Program Memory Read (PMR) controller uses the second instruction cycle after to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available, in the very next cycle, in the PMDATH and PMDATL registers. Therefore, it can be read as 2 bytes

in the following instructions. PMDATH and PMDATL registers hold this value until another read or until RESET.

- Note 1: Interrupts must be disabled during the time from setting PMCON1<0> (RD) to the second instruction thereafter.
  - 2: The following instructions should not be used following the start of a PMR read cycle: CALL, GOTO, BTFSS, BTFSC, RETFIE, RETURN, SLEEP.

#### **EXAMPLE 4-1: OTP PROGRAM MEMORY READ**

```
;* This code block will read 1 word of program
;* memory at the memory address:
;* PROG_ADDR_HI : PROG_ADDR_LO
;* data will be returned in the variables;
;* PROG_DATA_HI, PROG_DATA_LO
```

```
BANKSEL
        PMADRL
                       ; Select Bank 2
         PROG_ADDR_LO ;
M.TVOM
MOVWF
         PMADRL
                       ; Store LSB of address ;
          PROG_ADDR_HI
MOVLW
MOVWE
          PMADRH
                        ; Store MSB of address
BANKSEL
          PMCON1
                        ; Select Bank 3
CLEAR GIE
         INTCON, GIE ; Turn off INTs
BCF
BSF
          PMCON1,RD
                       ; Initiate read
NOP
                        ; Executed (Fig 4-1)
                        ; Ignored (Fig 4-1)
NOP
BSF
          INTCON, GIE
                        ; Turn on INTs
MOVF
          PMDATL,W
                        ; Get LSB of word
MOVWF
          PROG_DATA_LO
MOVF
          PMDATH.W
                        ; Get MSB of word
MOVWF
          PROG DATA HI
```

#### 4.4 Program Memory Read With Code Protect Set


When the device is code protected, the CPU can still perform the program memory read function.

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PMR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
10Ch	PMDATL	PMD7	PMD6	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0	0000 0000	0000 0000
10Dh	PMADRL	PMA7	PMA6	PMA5	PMA4	PMA3	PMA2	PMA1	PMA0	xxxx xxxx	uuuu uuuu
10Eh	PMDATH	_	_	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8	00 0000	00 0000
10Fh	PMADRH	_	_	_	Reserved	Reserved	PMA10	PMA9	PMA8	x xxxx	u uuuu
18Ch	PMCON1	Reserved	_		_	_		_	RD	10	10

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PMR.

FIGURE 4-1: PROGRAM MEMORY READ CYCLE EXECUTION



#### 5.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- · Internal or external clock select
- Edge select for external clock
- · 8-bit software programmable prescaler
- · Interrupt on overflow from FFh to 00h

Figure 5-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PIC Mid-Range Reference Manual, (DS33023).

#### 5.1 Timer0 Operation

Timer0 can operate as either a timer or a counter.

Programming Timer0 is via the OPTION register (see Register 2-2).

Timer0 mode is selected by clearing/setting the bit T0CS (OPTION\_REG<5>). In Timer mode (T0CS = 0), the Timer0 module increments every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION\_REG<5>). In Counter mode, Timer0 increments either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION\_REG<4>). Clearing bit T0SE selects the rising edge, setting selects the falling edge. Restrictions on the external clock input are discussed below.


When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal system clock. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

Additional information on external clock requirements is available in the PIC Mid-Range Reference Manual, (DS33023).

#### **EXAMPLE 5-1: INITIALIZING TIMER0**

```
;* This code block will configure Timer0
;* for Polling, internal clock & 1:16
: *
   prescaler
; *
;* Wait for TMR0 overflow code included
                             ; Select Bank O
   BANKSEL
               TMRO
   CLRF
                             ; Clear Timer0
               TMRO
                             ; Register
   BANKSEL.
               OPTION REG
                             ; Select Bank 1
               B'11000011'
   MOVI W
                             ; TNT on L2H
   MOVWF
               OPTION_REG
                             ; Internal clk,
                             ; pscaler 1:16
   Wait for TMR0 overflow
T0_OVFL_WAIT
   TBFSS
               INTCON, TOIF
                             ; Check for TMR0
                             ; overflow
   GOTO
               TO OVFL WAIT ; If clear, test
                             ; again
   BCF
               INTCON, TOIF ; Clear interrupt
```

#### FIGURE 5-1: TIMERO BLOCK DIAGRAM



#### 5.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 5-2). For simplicity, this counter is referred to as "prescaler" throughout this data sheet.

Note: There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS<2:0> bits (OPTION\_REG<3:0>) determine the prescaler assignment and prescale ratio.

Clearing bit PSA assigns the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA assigns the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction clears the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 clears the prescaler count, but does not change the prescaler assignment.

## 5.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on-the-fly" during program execution.

To avoid an unintended device RESET, a specific instruction sequence (shown in the PIC Mid-Range Reference Manual, DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

#### 5.3 Timer0 Interrupt

Note:

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

#### 5.4 Effects of RESET

A device RESET will program Timer0 for an external clock input on RA4/T0CKI, Hi-Low edge, and no prescaler. The TMR0 register is not cleared.

Data Bus Fosc/4 0 RA4/T0CKI pin Sync with TMR0 reg Internal Clocks T0SE (2 Tcy Delay) T<sub>0</sub>CS Set Interrupt Flag bit PSA T0IF on Overflow 0 8-bit Prescaler 8 Watchdog Timer 8 - to - 1 MUX PS<2:0> PSA WDT Enable bit PSA WDT Time-out Note: T0CS, T0SE, PSA, PS<2:0> are (OPTION\_REG<5:0>).

FIGURE 5-2: **BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER** 

**TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
01h,101h	TMR0	Timer0 F	Register							xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	ADIF	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Timer0.

NOTES:

# 6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers:TMR1H and TMR1L)
- · Readable and writable (both registers)
- · Internal or external clock select
- · Interrupt on overflow from FFFFh to 0000h
- External enable input (T1G pin with TMR1GE bit = 1)
- Option for Timer1 to use LP oscillator if device is configured to use INTRC w/o CLKOUT

Timer1 Control register (T1CON) is shown in Register 6-1.

Figure 6-2 is a simplified block diagram of the Timer1 module.

#### 6.1 Timer1 Operation

Timer1 can operate in one of three modes:

- 1. 16-bit timer with prescaler.
- 2. 16-bit synchronous counter.
- 16-bit asynchronous counter.

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI (RA6/OSC2/CLKOUT/T1CKI). In addition, the Counter mode clock can be synchronized to the microcontroller clock or run asynchronously.

In Counter and Timer modes, the counter/timer clock can be gated by the  $\overline{\text{T1G}}$  input.

If an external clock oscillator is needed (and the microcontroller is using INTRC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

**Note 1:** In Counter mode, the counter increments on the rising edge of the clock.

#### **EXAMPLE 6-1: TIMER1 INITIALIZATION**

```
;* This code block will configure Timer1 for
;* Polling, Ext gate of int clk (Fosc/4), &
;* 1:1 prescaler.
; *
;* Wait for TMR1 overflow code included
  BANKSEL TMR1L
                      ; Select Bank 0
  CLRF TMR1L
                     ; Clear TMR1 LSB
  CLRF
         TMR1H
                     ; Clear TMR1 MSB
  MOVLW B'01000000' ; Gate, Ps 1:1
  MOVWF T1CON
                     ; Int clk
         T1CON, TMR1ON ; Enable timer
;* Wait for TMR1 overflow
T1_OVFL_WAIT
  BANKSEL PIR1
                      ; Select Bank 0
  T1 WAIT
  TBFSS PIR1.TMR1IF ; Overflow?
  GOTO T1_WAIT
                     ; If 0, again
```

PIR1,TMR1IF

; Clear flag

BCF

#### 6.2 Control Register T1CON

Control and configuration of Timer1 is by means of the T1CON register shown in Register 6-1.

Timer1 is enabled by setting the TMR1ON bit (T1CON<0>). Clearing TMR1ON stops the timer, but does not clear the Timer1 register.

The TMR1CS bit (T1CON<1>) determines the Timer mode. When TMR1CS is set, the timer is configured as a counter and receives its clock from RA6/OSC2/CLKOUT/T1CKI. When cleared, the timer is configured as a timer and its clock is derived from Fosc/4.

The T1SYNC bit (T1CON<2>) determines Timer1's synchronization. If cleared, the timer clock is synchronized to the system clock. If set, the timer is asynchronous.

The Timer1 clock gate function is enabled by setting the TMR1GE bit (T1CON<6>). When TMR1GE is set, the T1G input will control the clock input to the timer/counter. A low on the T1G input will cause Timer1 to increment at the clock rate, a high will hold the timer at its present value.

The T1OSCEN bit (T1CON<3>) enables the LP oscillator as a clock source for Timer1. This mode is a replacement for the regular external oscillator.

T1CKPS<1:0> determines the prescaler value for the timer. Available prescaler values are:

T1CKP	S<1:0>	Prescaler Value
Bit 1	Bit 0	Frescaler value
1	1	1:8
1	0	1:4
0	1	1:2
0	0	1:1

**Note:** To use the LP oscillator as the Timer1

- 1. TMR1CS must be set.
- 2. T1OSCEN must be set.
- 3. The Configuration Word must select INTRC w/o CLKOUT.

#### REGISTER 6-1: TIMER1 CONTROL REGISTER (T1CON: ADDRESS 10h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	
bit 7							bit 0	

bit 7 Unimplemented: Read as '0'

bit 6 TMR1GE: Timer1 Gate Enable bit

 $\frac{\text{If TMR1ON} = 0:}{\text{This bit is ignored}}$   $\frac{\text{If TMR1ON} = 1:}{\text{If TMR1ON} = 1:}$ 

1 = Timer1 is on if  $\overline{T1G}$  pin is low

0 = Timer1 is on

bit 5-4 T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value

bit 3 T10SCEN: LP Oscillator Enable Control bit

If INTRC w/o CLKOUT is selected in the configuration word, oscillator is active:

1 = LP oscillator is enabled for Timer1 clock

0 = LP oscillator is off

Else:

This bit is ignored

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1 TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RA6/OSC2/CLKOUT/T1CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0 TMR10N: Timer1 On bit


1 = Enables Timer1

0 = Stops Timer1


Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### FIGURE 6-1: TIMER1 INCREMENTING EDGE



#### FIGURE 6-2: TIMER1 ON THE PIC16C781/782 BLOCK DIAGRAM



## 6.3 Timer1 Oscillator for the PIC16C781/782

When the microcontroller is using INTRC w/o CLKOUT, Timer1 can enable and use the LP oscillator as the Timer1 oscillator. When enabled, Timer1 oscillator operation is solely controlled by the T1OSCEN bit. The oscillator will operate independently of the TMR1ON bit, allowing the programmer to start and stop the Timer/Counter using the TMR1ON bit. The oscillator will also operate during SLEEP, allowing continuous timekeeping with Timer1. The electrical requirements for the LP oscillator, when used as the Timer1 oscillator, are the same as when the oscillator is used in LP mode

Note: The oscillator requires a startup and stabilization time before use. Therefore, T1OSCEN should be set, and a suitable delay observed, prior to enabling Timer1 (see Section 14.2).

#### 6.4 Timer1 Interrupt

The TMR1 register pair (TMR1H and TMR1L) increments from 0000h to FFFFh and then rolls over to 0000h. When Timer1 rolls over, the TMR1IF bit (PIR1<0>) is set. To enable an interrupt, the TMR1IE bit (PIE1<0>), the GIE (INTCON<7>) and the PEIE bit (INTCON<6>) must be set prior to rollover. To clear the interrupt, the TMR1IF must be cleared by software prior to re-enabling interrupts.

Note: When enabling the Timer1 interrupt, the user should clear both TMR1 registers and the TMR1IF prior to enabling interrupts.

#### 6.5 Effects of RESET

Only POR and BOR Resets clear T1CON, disabling Timer1. All other RESETS do not affect Timer1.

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PO BO	R,		e on other SETS
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000X	0000	000u
0Ch	PIR1	LVDIF	ADIF	C2IF	C1IF			_	TMRIF	0000	0	0000	0
8Ch	PIE1	LVDIE	ADIE	C2IE	C1IE	_	_	_	TMRIE	0000	0	0000	0
0Eh	TMR1L	Least S	ignificant E	Byte of the 1	6-bit TMR1	Register		•		xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Most Si	gnificant B		xxxx	xxxx	uuuu	uuuu					
10h	T1CON	_	TMR1GE	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	-000	0000	-uuu	uuuu

 $\label{eq:local_equation} \textbf{Legend:} \quad \textbf{x} = \text{unknown}, \textbf{u} = \text{unchanged}, \textbf{-} = \text{unimplemented}, \text{ read as '0'}. \text{ Shaded cells are not used by Timer1}.$ 

NOTES:

# 7.0 VOLTAGE REFERENCE MODULE (VR)

The Voltage Reference module provides an on-chip nominal 3.072V reference voltage for the following:

- ADC converter
- · DAC converter
- VR output on the RB0/INT/AN4/VR pin

The source for the reference voltage comes from a bandgap reference.

The control register for this module is the REFCON register shown in Register 7-1.

- Note 1: If the VR module is to be used by the DAC, ADC, or VR output:, the VR module must be enabled using VREN (REFCON<3>).
  - 2: When VREN = 1 and VROE = 1, the output driver for RB0/INT/AN4/VR will be driven tri-state and the analog driver for the VR output will be enabled. A read of RB0 will return a '0'.

Setting the VREN flag (REFCON<3>), enables the module. Following initial start-up, the module should be allowed to stabilize for best accuracy. See Section 17.0 for information concerning stabilization times and conditions.

To route the reference voltage to the external RB0/INT/ AN4/VR pin, the VROE flag (REFCON<2>) must be set

#### 7.1 Effects of RESET

A device RESET clears the REFCON register, disabling the voltage reference.

#### 7.2 Registers Associated with VR

A summary of the registers associated with VR is shown in Table 7-1.

#### REGISTER 7-1: VOLTAGE REFERENCE CONTROL REGISTER (REFCON: 9Bh)

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
_	_	_	_	VREN	VROE	_	_
bit 7							bit 0

bit 7-4 Unimplemented: Read as '0'

bit 3 VREN: Voltage Reference Enable bit (VR = 3.072V nominal)

1 = VR reference is enabled

0 = VR reference is disabled

bit 2 VROE: Voltage Reference Output Enable bit

If VREN = 1:

1 = Enabled, VR voltage reference is output on RB0

0 = Voltage reference is not available externally

If VREN = 0:

This bit is ignored

bit 1-0 Unimplemented: Read as '0'

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared <math>x = Bit is unknown

#### TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH VR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
09Bh	REFCON	_	_	_	_	VREN	VROE	_	_	00	00

NOTES:

# 8.0 PROGRAMMABLE LOW VOLTAGE DETECT MODULE (PLVD)

The PLVD module monitors the VDD power supply of the microcontroller and signals the microcontroller whenever VDD drops below its trip voltage. The signal acts as an 'early warning' of power-down, allowing the microcontroller to finish any critical 'housekeeping' tasks prior to completing power-down.

Figure 8-1 demonstrates a potential application of the PLVD module (typical battery operation). At time TA, the VDD supply voltage (VA) has fallen below the PLVD reference voltage. The PLVD voltage comparator then sets the LVDIF bit (PIR<7>), indicating a low voltage


condition. The time between Ta and TB is then available to the microcontroller for completing a 'graceful' power-down before VDD falls below VB.

Figure 8-2 is a simplified block diagram for the PLVD module, showing the VDD resistor ladder, control register, and voltage comparator.

Note:

For low power applications, current drain can be minimized by enabling the module only during regular polled testing. When not in use, the module is disabled by clearing the LVDEN bit (LVDCON<4>), which also powers down the resistor ladder between VDD and Vss.





#### 8.1 Control Register

The PLVD module is controlled via the LVDCON register shown in Register 8-1.

To enable the module for testing, the LVDEN bit (LVDCON<4>) must be set. This will enable the onboard voltage reference and connect the resistor ladder between VDD and Vss. Clearing LVDEN will disable the module and disconnect the resistor ladder from Vss.

The trip voltage is set by programming the LVDL<3:0> bit (LVDCON<3.0>). The voltages available are listed in Register 8-1. Note that voltages below 2.5V and above 4.75V are not available and should not be used.

The BGST bit (LVDCON<5>) is a status bit indicating that the internal reference voltage bandgap has stabilized. No test should be performed until this bit is set.

The low voltage output flag for the PLVD module is the LVDIF bit (PIR1<6>).

**Preliminary** 

#### 8.2 Operation


The PLVD indicates a low voltage condition by setting the LVDIF bit in the PIR1 register. Once set by the PLVD module, the LVDIF bit will remain set until cleared by software. For proper indication of a low voltage condition, the user should clear this bit prior to testing.

To test for a low voltage condition, the PLVD module compares the divided output of VDD against an internal bandgap reference. The PLVD module automatically

enables this reference whenever it is enabled and provides a stability bit, BGST, to indicate when it has stabilized. The bandgap reference is also enabled by other modules within the PIC16C781/782 as part of their operation. Other modules using the bandgap include the following:

- VR module
- · BOR module
- · OPA calibration module

FIGURE 8-2: LOW VOLTAGE DETECT BLOCK DIAGRAM



If another module has enabled the bandgap, then the reference will be stable when the PLVD module is enabled and the BGST flag can be ignored. However, if the bandgap has not been previously enabled, the LVDIF bit will not be valid until the BGST bit is set (see Figure 8-3). Systems using the PLVD interrupt should not enable the interrupt until after the reference is stable to prevent spurious interrupts.


#### 8.2.1 SETTING UP THE PLVD MODULE

The following steps are needed to set up the PLVD Module:

 Write the value to the LV3:LV0 bits (LVDCON register), which selects the desired PLVD Trip Point.

- Ensure that PLVD interrupts are disabled (the LVDIE bit is cleared), or the GIE bit is cleared).
- 3. Enable the PLVD module (set the LVDEN bit in the LVDCON register).
- Wait for the PLVD module to stabilize (the BGST bit to become set).
- Clear the PLVD interrupt flag, which may have falsely become set until the PLVD module has stabilized (clear the LVDIF bit).
- Enable the PLVD interrupt (set the LVDIE and the GIE bits).

FIGURE 8-3: LOW VOLTAGE DETECT WAVEFORMS



#### REGISTER 8-1: PROGRAMMABLE LOW VOLTAGE DETECT REGISTER (LVDCON: 9Ch)

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
_	_	BGST	LVDEN	LV3	LV2	LV1	LV0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5 BGST: Internal Reference Voltage Stable Flag bit

1 = Reference is stable

0 = Reference is not stable

bit 4 LVDEN: Low Voltage Detect Power Enable bit

1 = Enables PLVD, powers up LVD circuit

0 = Disables PLVD, powers down LVD circuit.

bit 3-0 LV<3:0>: Low Voltage Detection Limit bits

1111 = Reserved

1110 = 4.5V typical

1101 = 4.2V typical

1100 = 4.0V typical

1011 = 3.8V typical

1010 = 3.6V typical

1001 = 3.5V typical

1000 = 3.3V typical

0111 = 3.0V typical

0110 = 2.8V typical

0101 = 2.7V typical

0100 = 2.5V typical

0011 = Below valid operating voltage

0010 = Below valid operating voltage

0001 = Below valid operating voltage

0000 = Below valid operating voltage

#### Legend:

 $R = Readable \ bit \qquad \qquad W = Writable \ bit \qquad \qquad U = Unimplemented \ bit, \ read \ as \ '0'$   $-n = Value \ at \ POR \qquad '1' = Bit \ is \ set \qquad '0' = Bit \ is \ cleared \qquad x = Bit \ is \ unknown$ 

Example 8-1 shows the configuration of the PLVD module and a sample polling routine to monitor for low voltage conditions.

#### **EXAMPLE 8-1: PLVD EXAMPLE**

```
;**************
;* This code block will configure the PLVD for polling
;* and set the trip point for 4.2 to 4.4 volts
;* Includes polling routine
; *
   BANKSEL LVDCON
                           ; Select Bank 1
   BCF
          PIE1,LVDIE
                           ; Disable PLVD interrupt
          B'00011101'
   MOVIW
   MOVWF
           LVDCON
                           ; Enable PLVD, 4.2-4.4V trip
WRM UP
   BTFSS
          LVDCON, BGST
          WRM_UP
   COTO
   BANKSEL PIR1
                           ; Select Bank 0
           PIR1,LVDIF
                          ; Clear PLVD interrupt flag
;***************
;* Test for PLVD trip
   BANKSEL PIR1
                           ; Select Bank 0
        Plki,...
LO_V_DET
           PIR1,LVDIF
   BTFSC
                           ; Test for PLVD trip
   GOTO
                           ; If tripped save 4 pwrfail
```

#### 8.3 Operation During SLEEP

When enabled, the PLVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit is set and the device awakens from SLEEP. Device execution continues from the interrupt vector address, if interrupts have been globally enabled.

#### 8.4 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the PLVD module to be disabled.

#### 8.5 Low Voltage Detect Registers

The registers associated with Programmable Low Voltage Detect are shown in Table 8-1.

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH LOW VOLTAGE DETECT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
09Ch	LVDCON	_	-	BGST	LVDEN	LV3	LV2	LV1	LV0	00 0101	00 0101
08Ch	PIE1	LVDIE	ADIE	C2IE	C2IE	_	_	_	TMR1IE	00000	00000
08Ch	PIR1	LVDIF	ADIF	C2IF	C2IF	_	-	ı	TMR1IF	00000	00000

NOTES:

# 9.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The 8-bit ADC module, shown in Figure 9-1, has 10 inputs in the PIC16C781/782:

- 8 external channels, AN<7:0> (RA<3:0> and RB<3:0>)
- · 2 internal channels, VR and VDAC

The ADC allows conversion of an analog input signal to a corresponding 8-bit digital value. The desired channel is connected to a Sample-and-Hold by the input multiplexers. The output of the Sample-and-Hold cap-


tures a snapshot of the voltage and holds it for the ADC. The ADC then generates the 8-bit result via successive approximation.

The analog reference voltage (ADCREF) is software selectable from the following options:

- · The analog positive supply: AVDD
- The reference input for Comparator C1: VREF1
- The Voltage Reference module output: VR
- The DAC Converter module output: VDAC

The ADC has the unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the ADC conversion clock must be derived from the ADC's dedicated internal RC oscillator.

FIGURE 9-1: ADC MODULE BLOCK DIAGRAM



#### 9.1 Control Registers

The ADC module has three registers. These registers are:

ADC Result Register: ADRES
 ADC Control Register 0: ADCON0
 ADC Control Register 1: ADCON1

The ADCON0 register, shown in Register 9-1, controls the operations and input channel selection for the ADC module. The ADCON1 register, shown in Register 9-3, selects the voltage reference used by the ADC module. The ADRES register, shown in Register 9-2, holds the 8-bit result of the conversion.

Additional information on using the ADC module can be found in the PIC Mid-Range MCU Family Reference Manual (DS33023) and in Application Note AN546 (DS00546).

#### 9.1.1 ADCON0 REGISTER

The ADCON0 register, shown in Register 9-1, controls the following:

- · Clock source and prescaler
- Input channel
- Conversion start/stop
- · Enabling of the ADC module

Setting the ADON bit, ADCON0<0>, enables the ADC module. Clearing ADON disables the module and terminates any conversion in process.

The ADCS<1:0> bits (ADCON0<7:6>) determine the clock source used by the ADC module.

The CHS<3:0> bits (ADCON0<5:3,1>) determine the input channel to the ADC module. CHS<3> specifically determines whether the source is internal or external.

Setting the GO/DONE bit (ADCON0<2>) initiates the conversion process. The ADC clears this bit at the completion of the conversion process.

#### REGISTER 9-1: ADC CONTROL REGISTER 0 (ADCON0: 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/S-0	R/W-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON
bit 7							hit 0

bit 7-6 ADCS<1:0>: ADC Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = ADRC (clock derived from a dedicated RC oscillator)

bit 5-3 CHS<2:0>: Analog Channel Select bits (select which channel to convert)

If CHS3 = 0: If CHS3 = 1: 000 = channel 0 (AN0) 000 = VR001 = channel 1 (AN1) 001 = VDAC 010 = channel 2 (AN2) 010 = Reserved. Do not use. 011 = channel 3 (AN3) 011 = Reserved. Do not use. 100 = channel 4 (AN4) 100 = Reserved. Do not use. 101 = channel 5 (AN5) 101 = Reserved. Do not use. 110 = channel 6 (AN6) 110 = Reserved. Do not use. 111 = Reserved. Do not use. 111 = channel 7 (AN7)

#### bit 2 GO/DONE: ADC Conversion Status bit

- 1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle.
- 0 = ADC conversion is not in progress (this bit is cleared by hardware when conversion is complete)
- bit 1 CHS3: Analog Channel Select bit
  - 1 = Internal channel selected for conversion
  - 0 = External channel selected for conversion
- bit 0 ADON: ADC On bit
  - 1 = ADC enabled
  - 0 = ADC disabled

Legend:			
S = Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 9.1.2 ADCON1 REGISTER

The ADCON1 register, shown in Register 9-3, controls the reference voltage selection for the ADC module.

Bits VCFG<1:0> select the reference voltage (ADCREF).

#### 9.1.3 ADRES REGISTER

The ADRES register, shown in Register 9-2, contains the 8-bit result of the conversion. At the completion of the ADC conversion:

- · 8-bit result is loaded into ADRES.
- GO/DONE bit (ADOCN0<2>) is cleared.
- ADC interrupt flag bit ADIF (INTCON<6> and PIR1<6>) are set.
- If the ADC interrupt is enabled, an interrupt is also generated.

#### REGISTER 9-2: ADC RESULT REGISTER (ADRES: 1Eh)

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AD7   | AD6   | AD5   | AD4   | AD3   | AD2   | AD1   | AD0   |
| bit 7 |       | ,     |       |       |       |       | bit 0 |

#### bit 7-0 AD<7:0>: ADC Conversion Results bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 9-3: ADC CONTROL REGISTER 1 (ADCON1: 9Fh)

U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	_	VCFG1	VCFG0	_	_	_	_
bit 7							bit 0

#### bit 7-6 Unimplemented: Read as '0'

bit 5-4 VCFG<1:0>: Voltage Reference Configuration bits

00 = AVDD 01 = VREF1 10 = VR 11 = VDAC

#### bit 3-0 Unimplemented: Read as '0'

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### 9.2 Configuring the ADC Module

## 9.2.1 CONFIGURING ANALOG PORT

The ANSEL and TRISB registers control the operation of the ADC port pins. The port pins to be used as analog inputs must have their corresponding TRISB bits set (= 1). The proper ANSEL bits must also be set (analog input) to disable the digital input buffer.

- Note 1: The ADC operation is independent of the state of the TRISB or ANSEL bits. These bits must be configured by the firmware prior to initiation of an ADC conversion.
  - 2: When reading the PORTA or PORTB registers, all pins configured as analog input channels will read as a '0'.
  - 3: Analog levels on any pin that is defined as a digital input, including AN<7:0>, may cause the input buffer to consume excess supply current.

## 9.2.2 CONFIGURING THE REFERENCE VOLTAGES

The VCFG<5:4> bits in the ADCON1 register configure the ADC module reference voltage input, ADCREF. The reference input can come from any of the following:

- Internal voltage reference (VR)
- External comparator C1 reference (VREF1)
- · DAC output (VDAC)
- Analog positive supply (AVDD)

If an external reference is chosen for the ADCREF input, the port pin that multiplexes with the incoming external reference must also be configured as an analog input.

## 9.2.3 SELECTING THE ADC CONVERSION CLOCK

The ADC conversion cycle requires 9.5TAD. The source of the ADC conversion clock is software selectable. The four possible options for ADC clock are:

- Fosc/2
- Fosc/8
- Fosc/32
- ADRC (clock derived from a dedicated internal RC oscillator)

For correct ADC conversion, the ADC conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu sec$ . Table 9-1 shows the resultant TAD times derived from the device operating frequencies and the ADC clock source selected.

TABLE 9-1: TAD vs. DEVICE OPERATING FREQUENCIES: PIC16C781/782

ADC Clock Source (TAD)		Device Frequency			
Operation	ADCS1:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33kHz
2 Tosc	0.0	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	1.6 s	6 μs
8 Tosc	01	400 ns	1.6 μs	6.4 μs	24 μS <sup>(3)</sup>
32 Tosc	10	1.6 μs	6.4 μs	25.6 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>
RC	11	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1)</sup>

Legend: Shaded cells are outside of recommended range.

- **Note 1:** The RC source has a typical TAD time of 4  $\mu$ s.
  - 2: These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - 4: When device frequency is greater than 1 MHz, the RC ADC conversion clock source is recommended for SLEEP operation only.

#### 9.2.4 INITIATING A CONVERSION

The Analog-to-Digital conversion is initiated by setting the GO/DONE bit in ADCON0 register. When the conversion is complete, the ADC module:

- Clears the GO/DONE bit
- · Sets the ADIF flag in the PIR1 register
- Generates an interrupt if the ADIE, PEIE, and GIE bits are set.

If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRES register will not be updated with the partially completed ADC conversion sample. Instead, the ADRES will contain the value from the last completed conversion. After an aborted conversion, a 2TAD delay is required before another acquisition/conversion can be initiated. Following the delay, an input acquisition is automatically started on the selected channel.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the ADC.

#### 9.3 ADC Acquisition Requirements

For the ADC module to meet its specified accuracy, the internal Sample-and-Hold capacitor (CHOLD) must be allowed to charge to within ½ LSb of the voltage present on the input channel (see analog input model in Figure 9-2). The analog source resistance (Rs) and the internal sampling switch resistance (Rss) will directly affect the time required to charge CHOLD. In addition, Rss will vary over the power supply voltage range (AVDD), and Rs will affect the input offset voltage at the analog input (due to pin leakage current). Therefore:

- The maximum recommended impedance for any analog sources is 10 kOhms.
- Following any change in the analog input channel selection, a minimum acquisition delay must be observed before another conversion can begin (see Equation 9-1).

To calculate the minimum acquisition time, Equation 9-1 may be used. This equation calculates the acquisition time to within  $\frac{1}{2}$  LSb error, assuming an 8-bit conversion (512 steps for the PIC16C781/782 ADC). The  $\frac{1}{2}$  LSb error is the maximum error allowed for the ADC to meet its specified accuracy.

### EQUATION 9-1: ADC MINIMUM CHARGING TIME

 $V \texttt{HOLD} = (ADC \texttt{REF-} (ADC \texttt{REF/} 512)) \bullet (1 - e^{-TCAP/CHOLD(RIC + Rss + Rs)})$ 

Given: VHOLD = (ADCREF/512), for 1/2LSb resolution

The above equation reduces to:

 $TCAP = -(51.2 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \text{ Ln}(1/511)$ 

Example 9-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following system assumptions.

CHOLD = 51.2 pF

 $Rs = 10k\Omega$ 

1/2 LSb error

Rss =  $7k\Omega$  @ VDD = 5V

- Note 1: The reference voltage (ADCREF) has no effect on the equation, since it cancels itself out.
  - **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
  - 3: The maximum recommended impedance for analog sources is  $10k\Omega$ . This is required to meet the pin leakage specification.
  - **4:** After a conversion has completed, a 1.0TAD delay must be completed before acquisition can begin again. During this time the holding capacitor is not connected to the selected ADC input channel.

# EXAMPLE 9-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ = Amplifier Setting Time +

Holding Capacitor Charging Time +

Temperature Coefficient

TACQ =  $5 \mu s + TCAP + [(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ 

TCAP = -CHOLD (RIC + RSS + RS) In(1/511)

-51.2 pF (1 k $\Omega$  + 7k $\Omega$  + 10k $\Omega$ ) In(0.0020)

-51.2 pF (18 kΩ) In(0.0020) -0.921 μs (-6.2364)


5.747 us

TACQ =  $5 \mu s + 5.747 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ 

 $10.747 \mu s + 1.25 \mu s$ 

11.997 µs

#### FIGURE 9-2: ANALOG INPUT MODEL



## 9.4 ADC Configuration and Conversion

Example 9-2 demonstrates an ADC conversion. The RA0/AN0 pin is configured as the analog input. The reference voltage selected is the device AVDD. The ADC interrupt is enabled, and the ADC conversion clock is ADRC.

Clearing the GO/DONE bit during a conversion aborts the current conversion. The ADRES register is NOT updated with the partially completed ADC conversion sample. That is, the ADRES register continues to contain the value of the last completed conversion (or the last value written to the ADRES register). After the ADC conversion is aborted, a 2TAD wait period is required before the next acquisition is started. After this 2TAD wait period, an acquisition is automatically started on the selected channel.

#### **EXAMPLE 9-2: ADC CONVERSION**

```
;* This code block will configure the ADC
   for polling, AVDD as reference, RC clock
   and RAO input.
   Conversion start & wait for complete
: *
   polling code included.
                          ; Select Bank 1
    BANKSEL
              ADCON1
    CLRF
               ADCON1
                          ; AVDD as VREF
    BSF
               TRISA, 0
                          ; Set RAO as input
    BSF
              ANSEL.0
                          ; Set RAO as analog
    BANKSEL
              ADCON0
                          ; Select Bank0
               B'11000001'
    MOVLW
    MOVWF
              ADCON0
                          ; RC, Ch 0, ADC on
   Start & Wait for ADC complete, assumes
    minimum acquisition delay from
   configuration.
ADC CNVRT
    BANKSEL
               ADCON0
                          ; Select Bank 0
    BSF
               ADCON0,GO ; Start convert
ADC CN LOOP
               ADCON0,GO ; Test for end
    BTFSC
    GOTO
               ADC CN LOOP; If not, wait
    MOVE
               ADRES, W ; Get result
```

### 9.4.1 FASTER CONVERSION/LOWER RESOLUTION TRADE-OFF

Not all applications require a result having 8-bits of resolution. Some may instead, require a faster conversion time. The ADC module allows users to make a trade-off of conversion speed for resolution. Regardless of the resolution required, the acquisition time is the same. To speed up the conversion, the clock source of the ADC module may be switched during the conversion, so that the TAD time violates the minimum specified time (see the applicable Electrical Specification). Once the switch is made, all the following ADC result bits are invalid (see ADC Conversion Timing in the Electrical Specifications section). The clock source may only be switched between the three oscillator options (it cannot be switched from/to RC). The equation to determine the time before the oscillator must be switched for a desired resolution is as follows:

Conversion time =  $2TAD + N \cdot TAD + (8 - N)(2TOSC)$ 

Where: N = number of bits of resolution required.

Since the TAD is based on the device oscillator, the user must employ some method (such as a timer, software loop, etc.) to determine when the ADC oscillator must be changed.

#### 9.5 ADC Operation During SLEEP

The ADC module can operate during SLEEP mode. This requires that the ADC clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the ADC module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the  $GO/\overline{DONE}$  bit is cleared, and the result is loaded into the ADRES register. If the ADC interrupt is enabled, the device awakens from SLEEP. If the ADC module is turned off, although the ADON bit remains set.

When the ADC clock source is another clock option (not RC), a SLEEP instruction causes the present conversion to be aborted and the ADC module to be turned off. The ADON bit remains set.

Turning off the ADC places the ADC module in its lowest current consumption state.

Note:

For the ADC module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an ADC conversion in SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

#### 9.6 ADC Accuracy/Error

The absolute accuracy (absolute error) specified for the ADC converter includes the sum of all contributions for:

- Offset error
- Gain error
- · Quantization error
- · Integral non-linearity error
- · Differential non-linearity error
- Monotonicity

The **absolute error** is defined as the maximum deviation from an actual transition versus an ideal transition for any code. The absolute error of the ADC converter is specified as < ±1 LSb for ADCREF = VDD (over the device's specified operating range). However, the accuracy of the ADC converter degrades as VDD diverges from VREF.

For a given range of analog inputs, the output digital code will be the same. This is due to the quantization of the analog input to a digital code. **Quantization error** is typically  $\pm$  1/2 LSb and is inherent in the analog to digital conversion process. The only way to reduce quantization error is to use an ADC with greater resolution of the ADC converter.

**Offset error** measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system, or introduced into a system, through the interaction of the total leakage current and source impedance at the analog input.

Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference in gain error to full scale error is that full scale does not take offset error into account. Gain error can be calibrated out in software.

Linearity error refers to the uniformity of the code changes. Linearity errors cannot be calibrated out of the system. Integral non-linearity error measures the actual code transition versus the ideal code transition, adjusted by the gain error for each code. Differential non-linearity measures the maximum actual code width versus the ideal code width. This measure is unadjusted.

If the linearity errors are very large, the ADC may become **non-monotonic**. This occurs when the digital values for one or more input voltages are less than the value for a lower input voltage.

#### 9.6.1 CLOCK NOISE

In systems where the device frequency is low, use of the ADC RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be  $\leq 8~\mu s$  for preferred operation. This is because TAD, when derived from Tosc, is kept away from on-chip phase clock transitions. This reduces, to a large extent, the effects of digital switching noise. This is not possible with the RC derived clock. The loss of accuracy due to digital switching noise can be significant if many I/O pins are active.

In systems where the device enters SLEEP mode after the start of the ADC conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP is stopped. This method gives high accuracy.

#### 9.7 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the ADC module to be turned off, and any conversion is aborted.

The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register contains unknown data after a Power-on Reset.

#### 9.8 Connection Considerations

If the input voltage exceeds the rail values (Vss or VDD) by greater than 0.2V, then the accuracy of the conversion is out of specification.

Note: Care must be taken when using the RB2/ AN6 pin in ADC conversions due to its proximity to the OSC1 pin.

An external RC filter is sometimes added for antialiasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10  $k\Omega$  recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.


#### 9.9 Transfer Function

The ideal transfer function of the ADC converter is as follows: the first transition occurs when the analog input voltage (VAIN) is Analog ADCREF/256 (Figure 9-3).

#### 9.10 References

A good reference for ADC converters is the "Analog-Digital Conversion Handbook" third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).

FIGURE 9-3: ADC TRANSFER FUNCTION






FIGURE 9-4: FLOW CHART OF ADC OPERATION

**TABLE 9-2:** REGISTERS/BITS ASSOCIATED WITH ADC, PIC16C781/782

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	LVDIE	ADIE	C2IE	C1IE	_	_	_	TMR1IE	00000	00000
0Ch	PIR1	LVDIF	ADIF	C2IF	C1IF	_	_	_	TMR1IF	00000	00000
1Eh	ADRES	ADC Re	sult Regis	ster						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	0000 0000	0000 0000
9Fh	ADCON1	_	_	VCFG1	VCFG0	_	_	_	_	00	00
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	uuuu 0000
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx 0000	uuuu 0000
9Dh	ANSEL	Analog C	hannel S	elect		1111 1111	1111 1111				

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for ADC conversion.

NOTES:

# 10.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter (DAC) module generates an output voltage proportional to the value in the 8-bit DAC register (see Figure 10-1).

The output of the DAC module can be configured to drive:

- · The reference input to the ADC module
- The reference input to Comparators C1 and C2
- An analog output on pin RB1/AN5/VDAC

The voltage reference input to the DAC can be selected from:

- · Analog supply AVDD
- Comparator C1 VREF1
- · Voltage reference VR

#### 10.1 Control Registers

The DAC module is controlled via two special function registers: DACON0 and DAC. The DACON0 register, shown in Register 10-1:

- Enables DAC
- Enables output on RB1/AN5/VDAC
- · Selects reference voltage

The DAC register, shown in Register 10-2, sets the output of the DAC.

#### REGISTER 10-1: DIGITAL-TO-ANALOG CONVERTER CONTROL REGISTER0 (DACON0: 11Fh)

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
DAON	DAOE	_	_	_	_	DARS1	DARS0
bit 7							bit 0

bit 7 DAON: Digital-to-Analog Converter Enable bit

1 = DAC enabled 0 = DAC disabled

bit 6 DAOE: Digital-to-Analog Converter Output Enable bit

1 = Output on the VDAC pin

0 = Output is not available for external use

bit 5-2 Unimplemented: Read as '0'

bit 1-0 DARS<1:0>: Digital-to-Analog Converter Voltage Reference Select bits, DACREF

00 = Analog supply, AVDD

01 = Comparator reference, VREF1 pin

10 = Voltage reference, VR 11 = Reserved, do not use

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### REGISTER 10-2: DIGITAL-TO-ANALOG CONVERTER REGISTER (DAC: 11Eh)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| DA7   | DA6   | DA5   | DA4   | DA3   | DA2   | DA1   | DA0   |
| bit 7 |       |       |       | •     |       |       | bit 0 |

#### bit 7-0 DA<7:0>: Digital-to-Analog Converter Digital Input bits

Legend:		
R = Readable bit	W = Writable bit	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

#### 10.2 Control Register


The DAC module is enabled by setting the DAON bit (DACON0<7>).

Bits DARS<1:0> (DACON0<1:0>) determine the voltage reference for the DAC module.

To output the DAC voltage, the DAOE bit (DACON0<6>) and DAON must be set. To use the DAC output internally, the appropriate reference select bits in the destination module must be set.

- Note 1: To enable the DAC output as a reference for the ADC module, VCFG<1:0> in ADCON1 must be set.
  - 2: To enable the DAC output as a reference for the Comparator module, C1R/C2R bits (CM1CON0<2>/CM2CON0<2>) must be set.

FIGURE 10-1: DAC CONVERTER BLOCK DIAGRAM



#### 10.3 DAC Configuration

Example 10-1 shows a sample configuration for the DAC module. The port pin is configured, AVDD is selected for the voltage reference, and the DAC output is enabled.

# **EXAMPLE 10-1:** DAC CONFIGURATION \*\* This code block will configure the DAC

```
;* for AVDD Voltage Ref, and RB1/AN5/VDAC as
; * output.
   BANKSEL TRISB
                         ; Select bank 1
          TRISB,1
                         ; Set RB1 input
   BSF
   BSF
          ANSEL,1
                         ; Set RB1 as analog
   BANKSEL DACONO
                         ; Select Bank 2
   CLRF
          DAC
                         ; DAC to 00
   MOVLW B'11000000'
                         ; Enable DAC output
          DACON0
                          ; Set REF = VDD
   MOVWF
```

MOVLW DAC\_VALUE

MOVWF DAC ; Set DAC output

#### 10.4 Effects of RESET

A device RESET forces all registers to their RESET state. This forces the following conditions:


- · DAC module is off
- Reference input to AVDD
- Output disabled
- · DAC register is cleared

#### 10.5 DAC Module Accuracy/Error

The accuracy/error specified for the DAC includes:

- · Integral non-linearity error
- · Differential non-linearity error
- · Gain error
- Offset error
- Monotonicity

### FIGURE 10-2: DAC TRANSFER FUNCTION



**Offset error** measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system or introduced into a system through the interaction of the output drive capability with the load impedance.

Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference in gain error to full scale error is that full scale does not take offset error into account. Gain error can be calibrated out by adjusting the reference voltage.

Linearity error refers to the uniformity of the voltage change with code change. Linearity errors cannot be calibrated out of the system. **Integral non-linearity error** measures the actual voltage output versus the ideal voltage output adjusted by the gain error for each code.

**Differential non-linearity error** measures the maximum actual voltage step versus the ideal voltage step. This measure is unadiusted.

TABLE 10-1: REGISTERS/BITS ASSOCIATED WITH DAC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on All Other RESETS
11Fh	DACON0	DAON	DAOE	-	_	_	_	DARS1	DARS0	0000	0000
11Eh	DAC	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	0000 0000	0000 0000
86h	TRISB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	1111 1111	1111 1111
9Dh	ANSEL	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for DAC conversion.

NOTES:

# 11.0 OPERATIONAL AMPLIFIER (OPA) MODULE

The Operational Amplifier (OPA) Module can be configured as either an OPAMP or Voltage Comparator. The OPA module has the following features:

- · External connections to all ports
- · Gain Bandwidth Product selectable:
  - 70 kHz nom.
  - 2 MHz nom.
- · Low leakage inputs
- Input Offset Voltage Automatic Calibration Module (ACM)
- Input Offset Voltage calibration at a programmable common mode voltage using the DAC
- Interrupt-on-change in Comparator mode using IOCB

#### 11.1 Control Registers

The OPACON register, shown in Register 11-1, controls the OPA module. The CALCON register, shown in Register 11-2, controls the Automatic Calibration Module.

#### 11.1.1 OPACON REGISTER

The OPA module is enabled by setting the OPAON bit (OPACON<7>). When enabled, the OPA forces the output driver of RB3/AN7/OPA into tri-state to prevent contention between the driver and the OPA output.


Clearing the CMPEN bit (OPACON,6>) configures the module as an OPAMP. Setting CMPEN configures the module as a voltage comparator.

The GBWP bit (OPACON<0>) controls the speed of the module in both comparator and OPAMP configurations. Setting GBWP results in a Gain Bandwidth Product (GBWP) of 2 MHz typical. Clearing GBWP0 results in a GBWP of the OPA of 70 kHz typical.

- Note 1: When the OPA module is enabled, the RB3/AN7/OPA pin is driven by the OPAMP output, not by the PORTB driver.

  Refer to the Electrical specifications for the OPAMP output drive capability.
  - 2: In Comparator mode (CMPEN = 1), an interrupt can be generated using the IOCB feature of RB3. RB3 must be programmed as a digital input with IOCB enabled.

FIGURE 11-1: OPA MODULE BLOCK DIAGRAM



Preliminary

#### REGISTER 11-1: OPAMP CONTROL REGISTER (OPACON: 11Ch)

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
OPAON	CMPEN	_	_	_	_	_	GBWP
bit 7							bit 0

bit 7 OPAON: OPAMP Enable bit

1 = OPAMP is enabled

0 = OPAMP is disabled

bit 6 CMPEN: Comparator Mode Enable bit

1 = Comparator mode

0 = OPAMP mode

bit 5-1 Unimplemented: Read as '0'

bit 0 GBWP: Gain Bandwidth Product Select bits

1 = 2 MHz typ. (fast mode)

0 = 70 kHz typ. (slow mode)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### 11.1.2 CALCON REGISTER


The Automatic Calibration Module (ACM) is an internal state machine which performs an input offset voltage calibration (trim) on the OPA module (see Figure 11-2). Calibration is initiated by setting the CAL bit (CALCON<7>). Upon completion of the calibration sequence, the ACM will clear the CAL bit.

If a problem arises in the calibration process, the CALERR flag (CALCON<6>) will be set to indicate the failure to calibrate.

Setting CALREF (CALCON<5>) forces calibration at a common mode voltage specified by the output of the DAC module. The DAC module must be enabled prior to calibration. Clearing CALREF will perform the calibration with a common mode voltage of 1.2V. The output pin floats during calibration.

- Note 1: Auto Calibration must be performed while the module is configured as an OPAMP (CMPEN = 0). Performing Auto Calibration function in the Comparator mode may yield unpredictable results.
  - 2: If the internal 1.2V reference is used for the common mode voltage during Auto Calibration, CALREF = 0 (CALCON<5>), a delay for reference stabilization must be observed before start of calibration.
  - The OPA module shares pins with the ADC module. Performing ADC conversions on the OPA+ or OPA- pins may affect OPAMP stability.
  - 4: When using the DAC as a reference for calibration, CALREF = 1 (CALCON<5>), the VDAC voltage must be within the specified common mode voltage for the OPAMP.

#### FIGURE 11-2: AUTO CALIBRATION MODULE BLOCK DIAGRAM



#### REGISTER 11-2: CALIBRATION CONTROL REGISTER (CALCON: 110h)

R/S-0	R-0	R/W-0	U-0	U-0	U-0	U-0	U-0
CAL	CALERR	CALREF	_	_	_	-	_
bit 7							bit 0

bit 7 CAL: Start and Status bit

1 = Initiates a calibration

0 = Reserved (CAL is cleared by hardware)

bit 6 CALERR: Calibration Error Indicator bit

1 = Error occurred. OPAMP failed

0 = No error

bit 5 CALREF: Calibration Voltage Select bit

1 = VDAC set to desired common voltage reference

0 = 1.2V nominal source (internal voltage source)

Note: VDAC must not exceed OPAMP maximum common mode voltage.

#### bit 4-0 Reserved: Do not use

Legend:
S = Cleared by hardware
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

## 11.2 Configuration as OPAMP or Comparator

The following example demonstrates calibration of the OPA module as an Operational Amplifier.

### EXAMPLE 11-1: CALIBRATION FOR OPAMP MODE

;\* This code block will configure the OPA

```
;* module as an Op Amp, 2 MHz GBWP, and
   calibrated for a common mode voltage of
   1.2V. Routine returns w=0 if
;* calibration good.
   BANKSEL
              OPACON
                            ; Select Bank 2
   MOVLW
              B'10000001' ; Op Amp mode &
   MOVWF
              OPACON
                           ; 2 MHz GBWP
   BCF
              CALCON, CALREF; Set 1.2V
   BSF
              CALCON, CAL ; Start
CAL LOOP
   BTFSC
              CALCON, CAL
                           ; Test for end
              CAL_LOOP
                           ; If not, wait
   COTO
   MOVIT-W
              ERROR FLAG
   BTESS
              CALCON, CALERR; Test for error
```

The following example demonstrates how to configure and calibrate the OPA module as a Voltage Comparator.

; If no, return 0

; If no, return 0

OPACON, CMPEN ; Comparator mode

# EXAMPLE 11-2: CALIBRATION FOR COMPARATOR MODE ;\* This code block will configure the OPA

CLRW

RETURN

```
module as a voltage comparator, slow
; *
   speed, and calibrated for a common mode
;* voltage of 2.5 V (assumes VDD=5V).
;* Routine returns w=0 if calibration good.
   BANKSEL
              OPACON
                             ; Select Bank 2
              B'10000000'
   MOVIW
   MOVWF
              OPACON
                            ; Op Amp mode,
                             ; slow
   BSF
               CALCON, CALREF; Common mode=DAC
   MOVIW
               H'0x80'
   MOVWE
               DAC
                             ; DAC at VDD/2
   MOVIT-W
               B'10000000'
   MOVWF
               DACON0
                            ; enable DAC,
                            ; VDD ref
               CALCON, CAL
   BSF
                            ; Start
CAL_LOOP
   BTFSC
               CALCON, CAL
                            ; Test for end
   GOTO
               CAL LOOP
                            ; If not, wait
   MOVIW
               ERROR FLAG
   BTFSS
               CALCON, CALERR; Test for error
```

#### 11.3 Effects of RESET

A device RESET forces all registers to their RESET state. This disables the OPA module and clears any calibration.

#### 11.4 OPA Module Performance

Common AC and DC performance specifications for the OPA module:

- Common Mode Voltage Range
- · Leakage Current
- · Input Offset Voltage
- Open Loop Gain
- · Gain Bandwidth Product

Common mode voltage range is the specified voltage range for the OPA+ and OPA- inputs, for which the OPA module will perform to within its specifications. The OPA module is designed to operate with input voltages between 0 and VDD-1.4V. Behavior for Common mode voltages greater than VDD-1.4V, or below 0V, are not guaranteed.

**Leakage current** is a measure of the small source or sink currents on the OPA+ and OPA- inputs. To minimize the effect of leakage currents, the effective impedances connected to the OPA+ and OPA- inputs should be kept as small as possible and equal.

Input offset voltage is a measure of the voltage difference between the OPA+ and OPA- inputs in a closed loop circuit with the OPA in its linear region. The offset voltage will appear as a DC offset in the output equal to the input offset voltage, multiplied by the gain of the circuit. The input offset voltage is also affected by the Common mode voltage. The OPA has an automatic calibration module which can minimize the input offset voltage of the module.

**Open loop gain** is the ratio of the output voltage to the differential input voltage, (OPA+) - (OPA-). The gain is greatest at DC and falls off with frequency.

**Gain Bandwidth Product** or GBWP is the frequency at which the open loop gain falls off to 0 dB. The lower GBWP is optimized for systems requiring low frequency response and low power consumption.

CLRW

RETURN

BSF

TABLE 11-1: REGISTERS ASSOCIATED WITH THE OPA MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
11Ch	OPACON	OPAON	CMPEN	_	_	_	_		GBWP	000	000
110h	CALCON	CAL	CALERR	CALREF	_	_	_	_	_	000	000
9Dh	ANSEL	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	1111 1111	1111 1111
86h	TRISB	PORTB [	Data Directi	on Registe	r					1111 1111	1111 1111
85h	TRISA	PORTA D	Data Directi	on Registe	r					1111 1111	1111 1111
11Eh	DAC	DA7	DA7 DA6 DA5 DA4 DA3 DA1 DA1 DA0						DA0	0000 0000	0000 0000
11Fh	DACON0	DAON	DAOE	_	_	_	_	DARS1	DARS0	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for the OPA module.

NOTES:

#### 12.0 COMPARATOR MODULE

The comparator module has two separate voltage comparators: Comparator C1 and Comparator C2 (see Figure 12-1).

Each comparator offers the following list of features:

- · Control and configuration register
- · Comparator output available externally
- · Programmable output polarity
- · Interrupt-on-change flags
- · Wake-up from SLEEP
- · Configurable as feedback input to the PSMC
- · Programmable four input multiplexer
- · Programmable reference selections
- · Programmable speed
- Output synchronization to Timer1 clock input (Comparator C2 only)

#### 12.1 Control Registers

Both comparators have separate control and configuration registers: CM1CON0 for C1 and CM2CON0 for C2. In addition, Comparator C2 has a second control register, CM2CON1, for synchronization control and simultaneous reading of both comparator outputs.

### 12.1.1 COMPARATOR C1 CONTROL REGISTER

The CM1CON0 register (shown in Register 12-1) contains the control and status bits for the following:

- · Comparator enable
- · Comparator input selection
- · Comparator reference selection
- · Output mode
- Comparator speed

Setting C1ON (CM1CON0<7>) enables Comparator C1 for operation.

Bits C1CH<1:0> (CM1CON0<1:0>) select the comparator input from the four analog pins AN<7:4>.

Note: To use AN<7:4> as analog inputs, the appropriate bits must be programmed in the ANSEL register.

Setting C1R (CM1CON0<2>) selects the output of the DAC module as the reference voltage for the comparator. Clearing C1R selects the VREF1 input on the RA3/AN3/VREF1 pin.

The output of the comparator is available internally via the C10UT flag (CM1CON0<6>). To make the output available for an external connection, the C10E flag (CM1CON0<5>) must be set. If the module is disabled with C10E set, the output will be driven as shown in Table 12-2:

The polarity of the comparator output can be inverted by setting the C1POL flag (CM1CON0<4>). Clearing C1POL results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 12-2.


TABLE 12-1: OUTPUT STATE VERSUS INPUT CONDITIONS

Input Condition	C1POL	C1OUT
C1VN > C1VP	0	0
C1VN < C1VP	0	1
C1VN > C1VP	1	1
C1VN < C1VP	1	0


- Note 1: The internal output of the comparator is latched at the end of each instruction cycle. External outputs are not latched.
  - 2: The C1 interrupt will operate correctly with C1OE set or cleared.
  - 3: For the output of C1 on RB6/C1/ PSMC1A, the PSMC must be disabled and TRISB<6> must be '0'.

C1SP (CM1CON0<3>) configures the speed of the comparator. When C1SP is set, the comparator operates at its normal speed. Clearing C1SP operates the comparator in a slower, low power mode.

FIGURE 12-1: COMPARATOR C1 SIMPLIFIED BLOCK DIAGRAM



#### FIGURE 12-2: COMPARATOR C2 SIMPLIFIED BLOCK DIAGRAM



#### REGISTER 12-1: COMPARATOR C1 CONTROL REGISTER0 (CM1CON0: 119h)

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C10N	C1OUT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0
bit 7					•	•	bit 0

bit 7 C10N: Comparator C1 Enable bit

1 = C1 Comparator is enabled

0 = C1 Comparator is disabled

bit 6 C10UT: Comparator C1 Output bit

If C1POL = 1 (inverted polarity):

C1OUT = 1, C1VP < C1VN C1OUT = 0, C1VP > C1VN

If C1POL = 0 (non-inverted polarity):

C1OUT = 1, C1VP > C1VN C1OUT = 0, C1VP < C1VN

bit 5 C10E: Comparator C1 Output Enable bit

1 = C1OUT is present on the RB6/C1/PSMC1A pin<sup>(1)</sup>

0 = C1OUT is internal only

bit 4 C1POL: Comparator C1 Output Polarity Select bit

1 = C1OUT logic is inverted

0 = C1OUT logic is not inverted

bit 3 C1SP: Comparator C1 Speed Select bit

1 = C1 operates in normal speed mode

0 = C1 operates in low power, slow speed mode

bit 2 C1R: Comparator C1 Reference Select bits (non-inverting input)

1 = C1VP connects to VDAC output

0 = C1VP connects to VREF1

bit 1-0 C1CH<1:0>: Comparator C1 Channel Select bits

00 = C1VN of C1 connects to AN4

01 = C1VN of C1 connects to AN5

10 = C1VN of C1 connects to AN6

11 = C1VN of C1 connects to AN7

Note 1: C1OUT will only drive RB6/C1/PSMC1A if:

(C2OE = 1) & (C2ON = 1) & (TRISB<7> = 0) & ((SMCON = 0)

or ((SMCOM = 0) & (SCEN = 0)).

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### 12.1.2 COMPARATOR C2 CONTROL REGISTERS

The CM2CON0 register is a functional copy of the CM1CON0 register described in Section 12.1.1. A second control register, CM2CON1, is also present for control of an additional synchronizing feature, as well as mirrors of both comparator outputs.

#### 12.1.2.1 Control Register CM2CON0

The CM2CON0 register, shown in Register 12-2, contains the control and status bits for Comparator C2.

Setting C2ON (CM2CON0<7>) enables Comparator C2 for operation.

Bits C2CH<1:0> (CM2CON0<1:0>) select the comparator input from the four analog pins, AN<7:4>.

**Note 1:** To use AN<7:4> as analog inputs, the appropriate bits must be programmed in the ANSEL register.

C2R (CM2CON0<2>) selects the reference to be used with the comparator. Setting C2R (CM2CON0<2>) selects the output of the DAC module as the reference for the comparator. Clearing C2R selects the VREF2 input on the RA2/AN2/VREF2 pin.

The output of the comparator is available internally via the C2OUT bit (CM2CON0<6>). To make the output available for an external connection, the C2OE bit (CM2CON0<5>) must be set.

- Note 1: The internal output of the comparator is latched at the end of each instruction cycle. External outputs are not latched.
  - 2: The C2 interrupt will operate correctly with C2OE set or cleared. An external output is not required for the C2 interrupt.
  - 3: For C2 output on RB7/C2/PSMC1B/T1G:
    (C2OE=1) & (C2ON=1) & (TRISB<7>=0)
    & ((SMCON=0) or ((SMCOM=0) &
    (SCEN=0))).

The comparator output, C2OUT, can be inverted by setting the C2POL bit (CM2CON0<4>). Clearing C2POL results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 12-3.

C2SP (CM2CON0<3>) configures the speed of the comparator. When C2SP is set, the comparator operates at its normal speed. Clearing C2SP operates the comparator in low power mode.

#### REGISTER 12-2: COMPARATOR C2 CONTROL REGISTER0 (CM2CON0: 11Ah)

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0
bit 7							bit 0

bit 7 C2ON: Comparator C2 Enable bit

1 = C2 Comparator is enabled

0 = C2 Comparator is disabled

bit 6 C2OUT: Comparator C2 Output bit

If C2POL = 1 (inverted polarity):

C2OUT = 1, C2VP < C2VN C2OUT = 0, C2VP > C2VN

C2OUT = 0, C2VP > C2VN

If C2POL = 0 (non-inverted polarity):

C2OUT = 1, C2VP > C2VN C2OUT = 0. C2VP < C2VN

C2001 = 0, C2VP < C2VN

bit 5 C20E: Comparator C2 Output Enable bit

1 = C2OUT is present on RB7/C2/PSMC1B/ $\overline{T1G}^{(1)}$ 

0 = C2OUT is internal only

bit 4 C2POL: Comparator C2 Output Polarity Select bit

1 = C2OUT logic is inverted

0 = C2OUT logic is not inverted

bit 3 C2SP: Comparator C2 Speed Select bit

1 = C2 operates in normal speed mode

0 = C2 operates in low power, slow speed mode.

bit 2 C2R: Comparator C2 Reference Select bits (non-inverting input)

1 = C2VP connects to VDAC

0 = C2VP connects to VREF2

bit 1-0 C2CH<1:0>: Comparator C2 Channel Select bits

00 = C2VN of C2 connects to AN4

01 = C2VN of C2 connects to AN5

10 = C2VN of C2 connects to AN6

11 = C2VN of C2 connects to AN7

Note 1: C2OUT will only drive RB7/C2/PSMC1B/T1G if: (C2OE = 1) & (C2ON = 1) & (TRISB<7> = 0) & ((SMCON = 0) or ((SMCOM = 0) & (SCEN = 0))).

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### 12.1.2.2 Control Register CM2CON1

Comparator C2 has one additional feature: its output can be synchronized to the Timer1 clock input. Setting C2SYNC (CM2CON1<0>) synchronizes the output of Comparator 2 to the falling edge of Timer 1's clock input (see Figure 12-1 and Register 12-3).

The CM2CON1 register also contains mirror copies of both comparator outputs, MC1OUT and MC2OUT (CM2CON1<7:6>). The ability to read both outputs simultaneously from a single register eliminates the timing skew of reading separate registers.

#### REGISTER 12-3: COMPARATOR C2 CONTROL REGISTER1 (CM2CON1: 11Bh)

R-0	R-0	U-0	U-0	U-0	U-0	U-0	R/W-0
MC10UT	MC2OUT		_	_	_	_	C2SYNC
bit 7					•	•	bit 0

bit 7 MC1OUT: Mirror Copy of C1OUT (CM1CON0<6>)
bit 6 MC2OUT: Mirror Copy of C2OUT (CM2CON0<6>)

bit 5-1 Unimplemented: Read as '0'

bit 0 C2SYNC: C2 Output Synchronous Mode bit

1 = C2 output is synchronous to falling edge of TMR1 clock

0 = C2 output is asynchronous

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 12.2 Comparator Configuration


The following examples show the use of the Comparator module in:

- A simple voltage comparator configuration synchronized to the Timer 1 clock input.
- A comparator input to the PSMC with a programmable DAC reference.
- A low power window comparator configuration with interrupt-on-change.

### 12.2.1 EXAMPLE: C2 SYNCHRONIZED TO T1CKI

In this example, Comparator C2 is configured as a normal voltage comparator synchronized to the T1CKI input. A block diagram of the comparator with external connections is shown in Figure 12-2.

#### FIGURE 12-3: COMPARATOR C2 CONFIGURATION WITH OUTPUT SYNCHRONIZED TO T1CKI




### EXAMPLE 12-1: C2 CONFIGURATION PROGRAM

```
;* This code block will configure C2
;* for normal speed and output polarity,
;* input on AN6, Reference from VREF2, and
  output synchronization to TMR1 clock.
   BANKSEL TRISA
                         ; Select Bank 1
   BSF
          TRISA, RA2
                        ; RA2 as input
          TRISA,RA6
   BSF
                         ; RA6 as input
          TRISB, RB2
                         ; RB2 as input
   BSF
   BSF
          ANSEL, AN2
                        ; AN2 as analog
   BSF
          ANSEL, AN6
                         ; AN6 as analog
   BANKSEL CM2CON0
                         ; Select Bank 2
   MOVLW B'10001010' ; Set C2; no out
   MOVWF CM2CON0
                        ; VREF2, AN6
   BSF
          CM2CON1, C2SYNC ; CLK sync
```

#### 12.2.2 EXAMPLE: C1 INPUT TO PSMC W/ DAC AS REFERENCE

In this example, Comparator C1 is configured as a non-inverting normal speed voltage comparator input to the PSMC, with a programmable reference voltage. A block diagram of the comparator with external connections is shown in Figure 12-3.

#### **CONFIGURATION OF COMPARATOR C1 WITH DAC FIGURE 12-4:**



#### **EXAMPLE 12-2: PROGRAMMING C1 FOR PSMC FEEDBACK**

- ;\* This code block will configure Comparator
- ;\* C1 for normal speed and output polarity,
- ;\* input on AN7, and Reference from the DAC

BANKSEL TRISA ; Select Bank 1 BSF TRISB, RB3 ; RB3 as input BSF ANSEL, AN7 ; Set RB3 as analog BANKSEL DACON0 ; Select Bank 2 ; DAC=00h CLRF DAC MOVLW B'10000000'; Enable, no out ; DACREF = VDD MOVWF DACON0 MOVLW DAC\_VALUE MOVWF DAC ; Trip Level B'10001111'; C1; no out, MOVLW

CM1CON0

#### **EXAMPLE: LOW POWER WINDOW** 12.2.3 COMPARATOR WITH INTERRUPT


To form a low power window comparator, Comparators C1 & C2 are configured as follows:

- Common input RB0/INT/AN4/VREF
- · Separate external reference voltages
- · Programmed for slow speed operation

In addition, the output of comparator C2 must be inverted for common polarity with C1.

A block diagram of the window comparator with external connections is shown in Figure 12-4.

#### ; VREF1, AN7 **FIGURE 12-5:** WINDOW COMPARATOR WITH INTERRUPT



MOVWF

#### **EXAMPLE 12-3: WINDOW COMPARATOR**

```
;* Example of Low Power Window Comparator C1
;* This code block will configure Comparator
;* C1 and C2 for slow speed, C1 non invert,
;* C2 invert, input on AN4, and external
;* References
;* Interrupt service routine included
   BANKSEL
              TRISA
                         ; Select Bank 1
                       ; RA2 input
; RA3 input
              TRISA, 2
              TRISA.3
   BSF
   BSF
              TRISB, 0
                       ; Set RB0
              ANSEL, AN2 ; RA2 analog
   RSE
              ANSEL, AN3 ; RA3 analog
              ANSEL, AN4 ; RB4 analog
   BSF
   BANKSEL
             CM1CON0
                        ; Select Bank 2
              B'10000000'; C1: no output
   M.TVOM
   MOVWF
              CM1CON0
                       ; VREF1, AN4
   MOVIW
              B'10010000'; C2: no output
   MOVWF
              CM2CON0
                        ; invert, VREF1, AN4
   BANKSEL
             PTE1
                        ; Select Bank 1
              INTCON,GIE ; Disable Int
   BSF
              PIE1,C1IE ; Enabl C1&C2 Ints
   BSF
              PIE1,C2IE
   BSF
              INTCON, PEIE
   BSF
             INTCON, GIE ; Enabl Global Ints
·*************
;* WINDOW COMPARATOR ISR with context save
WC_INT_SRV_R
   MOVWF
              W_SAVE
                         ; Save W & STATUS
   SWAPF
              STATUS, W
   MOVWE
              STATUS SAV
   BANKSEL
                        ; Select Bank 0
              PTR1
              B'00110000'; Save Int
   MOVIW
   ANDWF
              PIR1,W
   MOVWF
              WIN INT
;*** CLEAR C1 INTERRUPT
   BTFSS
              WIN INT, CliF; Cl Int ?
   GOTO
              TST_C2_INT
   BANKSEL
              CM1CON0
                         ; Select Bank 2
              CM1CON0,F
                        ; Clear C2 mismatch
   MOVF
   BANKSEL
              PIR1
                         ; Select Bank 0
              PIR1,C1IF ; Clear C2 Int
;*** CLEAR C2 INTERRUPT
TXT_C2_INT
   BTFSS
              WIN_INT, C2IF; C2 int?
   COTO
              USER ISR
   BANKSEL
              CM2CON0
                         ; Select Bank 2
              CM2CON0,F ; Clear C2 mismatch
   MOVE
   BANKSEL
              PIR1
                         ; Select Bank 0
   BCF
              PIR1,C1IF ; Clear C2 int
USER_ISR
; *** USER INTERRUPT ROUTING
; *
   SWAPF
              STATUS_SAVE,W; Restore W &
                           ; STATUS
   MOVWE
              STATUS
   SWAPF
              W_SAVE,F
   SWAPF
              W_SAVE,W
   RETFIE
                           ; Return
```

#### 12.3 Effects of RESET

A RESET forces all registers to their RESET state. This disables both comparators.

TABLE 12-2: REGISTERS ASSOCIATED WITH THE COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
119h	CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	0000 0000
11Ah	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 0000	0000 0000
11Bh	CM2CON1	MC1OUT	MC2OUT	_	_	_	_	_	C2SYNC	000	000
85h	TRISA	PORTA Da	PORTA Data Direction Register							1111 1111	1111 1111
86h	TRISB	PORTB D	ata Directio	n Regist	er					1111 1111	1111 1111
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	uuuu 0000
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx 0000	uuuu 0000
9Dh	ANSEL	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	1111 1111	1111 1111
0Ch	PIR1	LVDIF	ADIF	C2IF	C1IF	_	_	_	TMR10N	00000	00000
8Ch	PIE1	LVDIE	ADIE	C2IE	C1IE	_	_	_	TMR1IE	00000	00000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.

# 13.0 PROGRAMMABLE SWITCH MODE CONTROLLER (PSMC)

The Programmable Switch Mode Controller module provides all the necessary features to implement a pulsed feedback control system. The PSMC generates a pulse output based on its analog feedback.

Feedback from the comparator is programmable, allowing:

- · Single or dual channel feedback
- · Programmable reference voltage selection
- · Programmable polarity

The pulse output of the PSMC is also programmable, featuring either Pulse Width (PWM) or Pulse Skip (PSM) Modulation. In PSM, a fixed duty cycle is generated or skipped, based on feedback. In PWM a feedback controlled pulse width is generated. In addition, the output configuration of the PSMC is programmable, enabling the following features:

- · A single output
- · A single output plus a slope compensation output
- · Dual alternating outputs

All pulse start and duty cycle limit timing features of the PSMC are derived from the internal CPU clock.

Block diagrams for the PSMC are shown in Figure 13-1 through Figure 13-3.

#### 13.1 Pulse Width Modulation (PWM)

In the PWM mode, the PSMC (shown in Figure 13-1 and Figure 13-2) is a timer-driven set/RESET pulse generator. Pulses are initiated by the internal counter chain. Following the completion of the programmable minimum duty cycle, the output pulse is terminated by either a high to low transition on the comparator output, or by the programmable maximum duty cycle (see Table 13-1 and Table 13-2). The resulting output is a variable duty cycle pulse with:

- · Programmable frequency
- · Feedback specified duty cycle
- · Programmable minimum duty cycle including 0%
- Programmable maximum duty cycle

FIGURE 13-1: PSMC MODULE IN SINGLE OUTPUT PWM MODE (SIMPLIFIED BLOCK DIAGRAM)




FIGURE 13-2: PSMC MODULE IN DUAL ALTERNATING OUTPUT PWM MODE (SIMPLIFIED BLOCK DIAGRAM)




TABLE 13-1: PSMC1A OUTPUT SEQUENCE IN PWM MODE USING C1 COMPARATOR ONLY

Time	MINDC<1:0>	C1OUT	PSMC1A Output Signal
Beginning of PWM cycle	00	Н	0 → 1
		L	0
	non-zero	х	0 → 1
During Min Duty Cycle	non-zero	х	1
After Min Duty Cycle, Before	Х	$H \rightarrow L$	<b>q</b> → 0
Max Duty Cycle		$L \rightarrow H$	0
Max Duty Cycle	Х	х	<b>q</b> → 0

Legend: x = Don't Care q = Prior State 0 = Inactive 1 = Active H = High L = Low

TABLE 13-2: PSMC1A OUTPUT SEQUENCE IN PWM MODE USING C1 AND C2 COMPARATORS

Time	MINDC<1:0>	C10UT	C2OUT	PSMC1A Output Signal
Beginning of PWM cycle	00	Н	Н	0 → 1
		L	х	0
		х	L	0
	non-zero	х	х	0 → 1
During Min Duty Cycle	non-zero	х	х	1
After Min Duty Cycle,	Х	$H \rightarrow L$	Н	$q \rightarrow 0$
Before Max Duty Cycle		$L \rightarrow H$	х	0
		Н	$H \rightarrow L$	$q \rightarrow 0$
		х	$L \rightarrow H$	0
Max Duty Cycle	Х	х	х	$q \rightarrow 0$

Legend: x = Don't Care q = Prior State 0 = Inactive 1 = Active H = High L = Low

#### 13.1.1 PULSE SKIP MODULATION (PSM)

In PSM (Pulse Skip Modulation), the PSMC operates as a fixed duty cycle pulse generator, with its output gated by the analog feedback (see Figure 13-3). Immediately prior to the initiation of a pulse, the analog feedback is sampled. If the comparator output = H, a pulse is initiated and held active for the programmed duty

cycle. If the comparator output = L, no pulse is initiated and the PSMC waits for the start of the next pulse (see Table 13-3 and Table 13-4). In this mode, both the frequency and duty cycle of the output pulse are programmable. The analog feedback gates the presence or absence of the pulse on a pulse-by-pulse basis.

FIGURE 13-3: PSMC MODULE IN SINGLE OUTPUT PSM MODE (SIMPLIFIED BLOCK DIAGRAM)




TABLE 13-3: PSMC1A OPERATION IN PSM MODE USING C1 COMPARATOR ONLY

Time	C10UT	PSMC1A Output Signal
Beginning of PSM cycle	Н	0 → 1
	L	0
During Pulse	х	No Change
		1
End of Pulse	х	1 → 0

Legend: x = Don't Care 0 = Inactive 1 = Active H = High L = Low

TABLE 13-4: PSMC1A OUTPUT SEQUENCE IN PSM MODE USING C1 AND C2 COMPARATORS

Time	C10UT	C2OUT	PSMC1A Output Signal
Beginning of PSM cycle	Н	Н	0 → 1
	L	х	0
	Х	L	0
During Pulse Duty Cycle	х	х	No Change
	Х	х	No Change
After Pulse Duty Cycle	х	х	1 → 0

Legend: x = Don't Care 0 = Inactive 1 = Active H = High L = Low

#### 13.1.2 SINGLE OR DUAL OUTPUT


The PSMC has the capability to operate with either a single output, or dual alternating outputs. In the single output mode, the PSMC generates an output pulse on PSMC1A output only. The pulses are at the programmed frequency, and are variable between the programmed minimum and maximum duty cycle limits. In the dual output mode, the PSMC generates output pulses which alternate between PSMC1A and PSMC1B. The pulses generated at each output are generated at one half of the programmed frequency, and between 50% of the programmed minimum. and 50% maximum of the output duty cycle. The maximum duty cycle for either output is 50%.

#### 13.1.3 SLOPE COMPENSATION

An optional feature of the PSMC single output mode is the ability to configure the PSMC1B output for use as a slope compensation ramp generator. In this mode, the PSMC1B output is pulled low for the last 1/16 of each pulse cycle. Connecting the PSMC1B output to an RC network, similar to Figure 13-4, results in a positive going pseudo ramp function. This pseudo ramp function is useful as an offset function for the loop error signal in unstable conditions at a duty cycle of greater than 50%.

Note: When the Slope Compensation switch is enabled (SMCOM = 0, and SCEN = 1), the S1BPOL bit has no effect (see RC Network on next page for more detail).

FIGURE 13-4: SLOPE COMPENSATION (SC) SWITCH OPERATION



#### 13.2 Control Registers

The PSMC is controlled by means of two special function registers: PSMCCON0 and PSMCCON1.

The PSMCCON0 register (Register 13-1) contains control bits for:

- · Frequency of the output pulse
- · Minimum and maximum duty cycle in PWM mode
- · Fixed duty cycle in PSM mode

The PSMCCON1 register (Register 13-2) contains the control bits for:

- · Enabling the PSMC module
- · Setting the PSMC mode
- · Configuring inputs and outputs

Note: Following RESET, both the PSMC1A and PSMC1B outputs are held tri-state until the PSMC is configured. Driver circuitry for all power MOSFET transistors must have a resistor bias to turn off the transistor in the event of tri-state conditions, on either PSMC1A or PSMC1B, to prevent excessive stress on the MOSFET's and their associated circuitry.

#### 13.2.1 PSMCCON0 REGISTER

The SMCCL<1:0> bits in the PSMCCON0 register, are used to set the pulse frequency of the PSMC.

Note: Changing SMCCL<1:0> bits with the PSMC enabled (SMCON=1) can result in unpredictable output. Always disable PSMC before changing SMCCL<1:0>.

In the PWM mode, the MINDC <1:0> bits (PSMCCON0 <5:4>) specify the minimum duty cycle.

In the PWM mode, the MAXDC <1:0> bits (PSMCCON0 <3:2>) specify the maximum duty cycle limit

In the PSM mode, the DC<1:0> bits (PSMCCON0<1:0>) specify the fixed duty cycle.

#### 13.2.2 PSMCCON1 REGISTER

To enable the PSMC operation, the SMCON bit in the PSMCCON1 register must be set (see Register 13-2).

The PWM/PSM bit (PSMCCON1<1>) configures the output mode of the PSMC. When the PWM/PSM bit is set, the PSMC is configured for a PWM output. When the PWM/PSM bit is cleared, a fixed duty cycle pulse is output.

The SMCCS bit (PSMCCON1<0>) sets the input mode. When the SMCCS bit is set, the PSMC is configured for two inputs: C1 and C2. When cleared, only Comparator C1 is used.

SMCOM bit (PSMCCON1<1>) determines the number of outputs from the PSMC. When SMCOM is set, both PSMC1A and PSMC1B are active. When SMCOM is cleared, only the PSMC1A output is active and the PSMC1B output is available for another function.

S1APOL and S1BPOL control the polarity of the PSMC outputs. Setting the polarity bit configures the corresponding output for an active low state. Clearing the bit results in an active high output.

The SCEN bit (PSMCCON1<2>) enables the slope compensation output. When SCEN is set (and SMCOM is cleared) the PSMC1B output is configured to generate a slope compensation signal.

Note: PSMC outputs must have their corresponding direction bits cleared in TRISB; TRISB<6>: for PSMC1A, and TRISB<7> for PSMC1B.

#### TABLE 13-5: PSMC OUTPUT MODES

FUNCTION	PSI	ИС	PORTB		
FUNCTION	SMCOM	SCEN	TRISB<6>	TRISB<7>	
Single Output	0	0	0	*	
Single Output + Slope Compensation	0	1	0	0	
Dual Output	1	х	0	0	

Legend: x = Don't Care

<sup>\*</sup>As needed for other functions (such as C2, RB7, T1G).

#### REGISTER 13-1: PSMC CONTROL REGISTER0 (PSMCCON0: 111h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SMCCL1	SMCCL0	MINDC1	MINDC0	MAXDC1	MAXDC0	DC1	DC0
bit 7							bit 0

bit 7-6 SMCCL<1:0>: Clock Frequency Select bits

00 = Output frequency for single output mode is Fosc/128

01 = Output frequency for single output mode is Fosc/64

10 = Output frequency for single output mode is Fosc/32

11 = Output frequency for single output mode is Fosc/16

bit 5-4 MINDC<1:0>: Minimum Duty Cycle Select bits for PWM Mode

00 = Min duty cycle of 0

01 = Min duty cycle of 1/8

10 = Min duty cycle of 1/4

11 = Min duty cycle of 3/8

bit 3-2 MAXDC<1:0>: Maximum Duty Cycle Select bits for PWM Mode

00 = Max duty cycle of 1/2

01 = Max duty cycle of 5/8

10 = Max duty cycle of 3/4

11 = Max duty cycle of 15/16

bit 1-0 DC<1:0>: Duty Cycle Select bits for PSM Mode

00 = Duty cycle of 1/8

01 = Duty cycle of 3/8

10 = Duty cycle of 5/8

11 = Duty cycle of 15/16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### REGISTER 13-2: PSMC CONTROL REGISTER1 (PSMCCON1: 112h)

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
SMCON	S1APOL	S1BPOL	_	SCEN	SMCOM	PWM/PSM	SMCCS
bit 7		•	•				bit 0

bit 7 SMCON: PSMC Module Enable bit

1 = PSMC module on 0 = PSMC module off

bit 6 S1APOL: PSMC1A Output Polarity Control bit

1 = PSMC1A output signal is asserted low

0 = PSMC1A output signal is asserted high

bit 5 S1BPOL: PSMC1B Output Polarity Control bit

1 = PSMC1B output signal is asserted low 0 = PSMC1B output signal is asserted high

bit 4 Unimplemented: Read as '0

bit 3 SCEN: Slope Compensation Output Enable bit

If SMCOM = 1:

x = This bit is ignored

#### If SMCOM = 0:

- 1 = Slope Compensation Switch on PSMC1B pin is enabled
- 0 = Slope Compensation Switch on PSMC1B pin is not enabled. PSMC1B pin is available for other functions.
- bit 2 SMCOM: PSMC Output Mode bit
  - 1 = Dual alternating output mode. The module outputs are available on the PSMC1A and PSMC1B pins.
  - 0 = Single output mode. The module output is available on the PSMC1A pin.
- bit 1 PWM/PSM: PSMC Modulation Mode Select bit
  - 1 = PWM mode (Pulse Width Modulation)
  - 0 = PSM mode (Pulse Skipping Modulation)
- bit 0 SMCCS: PSMC Comparator Select bit
  - 1 = PSMC module uses inputs from both C1OUT and C2OUT
  - 0 = SMC module uses input from C1OUT only

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 13.3 Configuration

The programmable nature of the PSMC lends itself to a wide variety of applications involving current or voltage management. The following examples are intended to provide suggested applications for the PSMC. The examples are not complete designs, but rather block diagrams of some potential applications of the PSMC. For a broader list of applications, including supporting math and firmware examples, please refer to Microchip web page for applicable Application Notes.

### 13.3.1 EXAMPLE BOOST LC SWITCHING POWER SUPPLY

In this example, the PSMC controls the boost configuration switching power supply in Figure 13-5.

The PSMC is configured as a two feedback loop PWM, current mode, switching power supply controller. The inner current feedback loops consist of:

- PSMC
- · MOSFET driver
- Power MOSFET Q1
- Inductor L1
- · Current transformer
- Comparator C1

The outer voltage feedback loop consists of:

- Diode D1
- CMAIN
- OPAMP feedback filter
- DAC reference

The inner current loop is a pulsed current source driven by the PSMC. During the active phase of the output pulse, the inner loop builds up a current flow in inductor L1. The current in L1 is monitored by the current transformer. The output of the transformer is offset by the ramp from the slope compensation network R3/C1 and then fed into the comparator. When the voltage (proportional to the current flow in L1, offset by the slope compensation) exceeds the error voltage from the OPAMP, Q1 is turned off and L1 discharges through D1 into CMAIN for the remainder of the period.

The outer voltage loop monitors the output voltage across CMAIN using R1/R2. The reference voltage from the DAC is subtracted, generating the raw error voltage. The raw error voltage is filtered by the OPAMP and routed to Comparator C1 in the inner current loop.

The phase compensation output of the PSMC acts to improve loop stability by adding a pseudo-ramp waveform to the current sense transformer feedback in the inner loop. In conditions where the charge phase of the cycle is greater then 50%, the increased current feedback reduces the current charge in L1, slowing the charging of CMAIN. The result is a reduction in the overall loop gain for duty cycles of >50%, maintaining loop stability.

DS41171B-page 107

**EXAMPLE BOOST CONFIGURATION LC SWITCHING POWER SUPPLY FIGURE 13-5:** +DCRAW PIC16C781/782 MOSFET **DRIVER** RB6/C1/PSMC1A **CURRENT TRANSFORMER** Α **PSMC** D1 RB7/C2/PSMC1B R<sub>3</sub> VDD Q1 LOAD SC RB3/AN7/OPA RA1/AN1/OPA-OPA RA4/AN0/OPA+ RA3/AN3/VREF1 C1 RB2/AN6 RB1/AN5/VDAC VREF DAC

Note: The OPAMP, Comparator and DAC must be configured, prior to enabling the PSMC to prevent unpredictable operation which may stress the power MOSFET transistors.

#### **EXAMPLE 13-1: PSMC CONFIGURATION EXAMPLE**

```
;* This code block will configure the PSMC and
;* all additional peripherals for a boost mode
; *
   switching power supply.
; *
;* Order of configuration
;* 1. PORTA/B I/O and analog configured
;* 2. DAC enabled, configured, and preset
  3. Op Amp enabled and configured
;* 4. Comparator C1 enabled and configured
; * 5. PSMC configured
; * 6. PSMC enabled
****************
;* This code block will configure all analog ports.
   BANKSEL
            TRISA
                            ; Select Bank 1
   MOVIW
           B'00001011'
   MOVWF
           TRISA
                            ; Set RAO,1,& 3 as inputs
   MOVLW
           B'11001110'
                           ; Set RB1,2,3,6 & 7 as inputs
   MOVWF
           TRISB
   MOVLW
           B'11101011'
                           ; Configure RAO, RA1, RA3,
   MOVWF
           ANSEL
                            ; RB1, RB2, RB3 as analog
;* This code block will configure the DAC for VDD as
;* DACREF, and RB1/AN5/VDAC as an output
   BANKSEL
           DACON0
                            ; Select Bank 2
   CLRF
          DAC
                           ; Set DAC to safe value
          B'11000000'
   M-TV/OM
                           ; Enable DAC, output
   MOVWF
            DACON0
                            ; and set DACREF = VDD
   MOVLW
            OUTPUT_VALUE
   MOVWF
            DAC
                            ; Set DAC output level
;* This code block will configure the OPA module as an
;* Op Amp, with a 2MHz GBWP
          B'10000001'
   W.TVOM
                          ; Set Op Amp mode and
           OPACON
                            ; 2MHz GBWP
  MOVWE
;* This code block will configure Comparator C1
;* for normal speed and output polarity,
;* input on AN6, and Reference from the VREF1
   MOVLW
            B'10001010
                           ; Set C1, no ext out, norm
   MOVWF
            CM1CON0
                            ; speed & pol, VREF1, AN6
;* This code block will configure the PSMC module
;* for PWM, FOSC/128, Single in, Single pulse out, slope comp out
;* Non-inverting out, DC min = 0%, DC max = 75%
            B'00001000'
   MOVLW
   MOVWF
          PSMCCON0
                           ; Set DCmin 0, DCmax 75, FOSC/128
                           ; Set PWM Sngl in, Sngl out non-invert
   MOVLW
           B'00001010'
   MOVWF
           PSMCCON1
                           ; Slope comp
   BSF
           PSMCCON1.SMCON
                           ; Enable PSMC
```

# 13.3.2 EXAMPLE BUCK LC SWITCHING POWER SUPPLY

In this example, the PSMC controls the buck configuration switching power supply in Figure 13-6.

The PSMC is configured as a typical PWM, current mode, switching power supply controller. The inner current feedback loops consist of:

- PSMC
- · 2 MOSFET drivers
- Power MOSFETs Q1 and Q2
- Inductors I 1 and I 2
- · Current transformer
- · Comparator C1/C2

The outer voltage feedback loop consists of:

- · Diodes D1, D2, D3, and D4
- CMAIN
- OPAMP feedback filter
- DAC reference

The circuit uses two feedback loops, an inner current control loop, and an outer voltage loop. The inner loop is further divided into two channels, Q1/L1, and Q2/L2. The PSMC operates a PWM output, alternately driving Q1 for a cycle, then driving Q2 the next. During the active phase of either output pulse, the inner loop builds up a current flow in the output's inductor, proportional to the error voltage received from the OPAMP. The current flow in the inductor begins the charging of CMAIN. When the voltage (proportional to the current flow in the inductor) exceeds the error voltage:

- The comparator resets the PSMC output
- The MOSFET is turned off
- · The flyback diode forward biases
- The inductor discharges into CMAIN for the remainder of the period.

The outer voltage loop monitors the output voltage across CMAIN via R1/R2. The reference voltage from the DAC is subtracted from the feedback voltage to generate the raw error voltage. The raw error voltage is then filtered by the OPAMP and routed to Comparator C1 in the inner current loop.

In using two alternating outputs, the outputs are limited to less than 50% duty cycle. As a result, the circuit avoids the problems associated with instability at duty cycles of >50%.

For more information concerning the design of switching power supplies, refer to:


Switching Power Supply Design, by Abraham I. Pressman, published by McGraw Hill (ISBN 0-07-052236-7).

Note:

Following RESET, both the PSMC1A and PSMC1B outputs are held tri-state until the PSMC is configured. Driver circuitry for all power MOSFET transistors must have a resistor bias to turn off the transistor in the event of tri-state conditions on either output to prevent undo stress on the MOSFET's and their associated circuitry.

# EXAMPLE 13-2: EXAMPLE PSMC CONFIGURATION FOR A BUCK MODE SWITCHING POWER SUPPLY

```
;* PSMC Initialization
;* This code block will configure the PSMC
;* and all additional peripherals for a buck
;* mode switching power supply.
; *
;* Order of configuration
;* 1. PORTA/B I/O and analog configured
;* 2. DAC enabled, configured, and preset
  3. Op Amp enabled and configured
   4. Comparator C1 enabled and configured
;* 5. PSMC configured
; * 6. PSMC enabled
;*************
;* This code block will configure all analog ports.
   BANKSEL
           TRISA
                              ; Select Bank 1
            B'00001011'
   M.TVOM
   MOVWF
             TRISA
                              ; Set RAO,1,& 3 as inputs
   MOVLW
             B'11001110
   MOVWF
            TRISB
                              ; Set RB1,2,3,6 & 7 as inputs
   MOVLW
            B'111010111'
   MOVWF
            ANSEL
                              ; Set ANO, 1, 3, 5, 6 & 7 as analog
;****************
;* This code block will configure the DAC for VDD as
;* DACREF, and RB1/AN5/VDAC as an output.
   BANKSEL
               DACON0
                                 ; Select Bank 2
   CLRF
               DAC
                                ; Set DAC to safe value
   M-TV/OM
               B'11000000'
                                ; Enable DAC, output
   MOVWF
               DACON0
                                 ; and set DACREF = VDD
   MOVIW
                OUTPUT_VALUE
   MOVWF
                DAC
                                 ; Set dAC output level
:**************
;* This code block will configure the OPA module
;* as an Op Amp, with a 3 MHZ GBWP
   MOVLW
                B'10000001'
                                 ; Set Op Amp mode and
   MOVWF
                OPACON
                                 ; 2 MHz GBWP
;****************
;* This code block will configure Comparator C1
;* for normal speed and output polarity,
;* input on AN6, and Reference from the VREF1
                B'10001010'
   M-TV/OM
                                 ; Set C1; no ext out, norm
   MOVWF
                                 ; speed & pol, VREF1, AN6
                CM1CON0
:**************
;* This code block will configure the PSMC module
;* for PWM, Fosc/128, Single input, Single output
;* Non-inverting out, DC min = 0%, DC max = 50%
   MOVLW
                B'0000000'
   MOVWE
                PSMCCON0
                                 ; Set DCmin 0, DCmax 50, Fosc/128
   MOVLW
               B'00000110'
                                ; Set PWM, 1 in, 2 out, noninvert
   MOVWE
               PSMCCON1
   BSF
               PSMCCON1,SMCON ; Enable PSMC
```



**EXAMPLE BUCK CONFIGURATION LC POWER SUPPLY FIGURE 13-6:** 

#### 13.3.3 **EXAMPLE MOTOR SPEED** CONTROL

In Figure 13-7, the PSMC acts as a speed control for a brushless DC motor. The direction of the current in the motor winding is set by feedback from a Hall effect position sensor on the motor. The sensor switches the phase in the motor in response to the rotation of the rotor so that the magnetic field rotates just ahead of the rotor, pulling it in the desired direction. The speed at which the rotor spins is a function of the mechanical load on the rotor and the current in the field winding.

Speed control is accomplished by monitoring the speed via the Hall effect sensor and regulating the current in the winding appropriately. The winding current is regulated by the PSMC to be proportional to the value supplied by the DAC module. The feedback loop is closed by software making periodic measurement of the rotor speed using the Hall Effect sensor/Timer1 and adjusting the output value of the DAC appropriately.

The algorithm (used to determine the values output by the DAC module) depends on:

- · mechanical system connected to the motor
- · motor characteristics
- · characteristics of the high current drive

An analysis of the mechanics of the system and the design of an appropriate control algorithm is beyond the scope of this Data Sheet. Therefore, the designer should consult a text dealing with the design of motor speed controls and feedback control system, in general, for the necessary design guidance.

#### **EXAMPLE 13-3: PERIPHERAL CONFIGURATION EXAMPLE**

```
************
;* This code block will configure the PSMC and
;* all additional peripherals for a motor speed
;* control.
; *
;* Order of configuration
;* 1. PORTA/B I/O and analog configured
;* 2. DAC enabled, configured, and preset
;* 3. Op Amp enabled and configured
;* 4. Comparator C1 enabled and configured
;* 5. PSMC configured
; * 6. PSMC enabled
***********
;* This code block will configure all analog ports.
   BANKSEL
            TRISA
                             ; Select Bank 1
           B'01000011'
   MOVIW
   MOVWF
            TRISA
                             ; Set RAO,1 & 6 as inputs
   MOVLW
           B'00001100'
   MOVWF
           TRISB
                             ; Set RB2 & 3 as inputs
   MOVLW
           B'11000011'
   MOVWF
           ANSEL
                             ; Set ANO,1,6,& 7 as analog
;*************
;* This code block will configure the DAC for VR as
;* DACREF, and no output.
   BANKSEL
            REFCON
           REFCON, VREN
                           ; Enable VR
   BANKSEL
          DACON0
                             ; Select Bank 2
   CLRF
            DAC
                             ; Set DAC to safe value
   MOVIW
            B'10000010'
                             ; Enable DAC, no output
   MOVWF
            DACON0
                             ; and set DACREF = VR
   MOVIW
            OUTPUT_VALUE
   MOVWF
            DAC
                             ; Set DAC output level
;***************
;* This code block will configure the OPA module
;* as an Op Amp, with a 2 MHz GBWP
            B'10000001'
                             ; Set Op Amp mode and
   MOVWE
            OPACON
                             ; 2 MHz GBWP
;***************
  This code block will configure Comparator C1
  for normal speed and output polarity,
  input on AN6, and Reference from the VDAC
   MOVLW
            B'10001110'
                            ; Set C1; no ext out, norm
   MOVWF
            CM1CON0
                             ; speed & pol, VDAC, AN6
;**************
;* This code block will configure the PSMC module
;* for PWM, Fosc/16, Single input, Single output
;* Non-inverting out, DC min = 0%, DC max = 94%
   M.TVOM
           B'11001100'
   MOVWE
            PSMCCON0
                            ; Set DCmin 0, DCmax 94, Fosc/16
   MOVLW
            B'00000010'
   MOVWF
            PSMCCON1
                             ; Set PWM, Sngl in/out, noninvert
                            ; Enable PSMC
   BSF
            PSMCCON1,SMCON
```

VMOTOR PIC16C781/782 **BRUSHLESS** H-BRIDGE D.C. MOTOR **DRIVER** RB6/C1/PSMC1A HALL Fosc 0 **EFFECT** /16 **ENABLE** S Q **SENSOR** PHASE R  $\leq$ RSENSE RB2/AN6 C1 RB3/AN7/OPA RA0/AN0/OPA+ OPA RA1/AN1/OPA-VREF **FIRMWARE** FEEDBACK DAC CONTROL RA6/OSC2/CLKOUT/T1CKI TIMER 1

FIGURE 13-7: EXAMPLE BRUSHLESS D.C. MOTOR CONTROL

### 13.4 Effects of SLEEP and RESET

A device RESET forces all registers to their RESET state. This disables the PSMC and resets its outputs to digital inputs. It is good design practice to include a fail-safe resistor bias in all power transistor drive circuitry. The fail-safe circuit should disable the power device when the PSMC output drive transistor is held tri-state. This protects the power device and its associated circuitry from the stress of prolonged operation without feedback.

Placing the PIC16C781/782 into SLEEP mode will stop the main oscillator for the microcontroller. The PSMC derives its timing from the main oscillator. Therefore, operation of the PSMC will halt when the microcontroller enters SLEEP mode. To prevent damage, the outputs of the PSMC are gated so that they are driven to their inactive state whenever the device enters SLEEP mode. When the microcontroller wakes up, the PSMC resumes operation per its previously programmed configuration.

TABLE 13-6: REGISTERS ASSOCIATED WITH THE PSMC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PO BC	R,		e on ther ETS
86h,186h	TRISB	PORTB D	ata Direct	ion Regist	er					1111	1111	1111	1111
11Ah	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000	0000	0000	0000
119h	CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000	0000	0000	0000
111h	PSMCCON0	SMCCL1	SMCCL0	MINDC1	MINDC0	MAXDC1	MAXDC0	DC1	DC0	0000	0000	0000	0000
112h	PSMCCON1	SMCON	S1APOL	S1BPOL	_	SCEN	SMCOM	PWM/PSM	SMCCS	000-	0000	000-	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for PSMC.

NOTES:

# 14.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features include:

- · Oscillator selection
- RESET
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Programmable Brown-out Reset (PBOR)
- Interrupts
- Watchdog Timer (WDT)
- · Programmable Low Voltage Detection (PLVD)
- SLEEP
- Code protection
- ID locations
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

Several oscillator options are available to allow the part to fit the application. The INTRC oscillator options save system cost while the LP crystal option saves power. A set of configuration bits is used to select various options.

The CPU also features a Watchdog Timer (WDT), which can be enabled either through a configuration bit during programming, or by the software. For added reliability, the WDT runs off its own internal RC oscillator instead of the main CPU clock

In addition to the WDT, the CPU incorporates both an Oscillator Start-up Timer and a Power-up Timer. The Oscillator Start-up Timer (OST) is intended to hold the chip in RESET until the crystal oscillator has stabilized. The Power-up Timer (PWRT) holds the CPU in a fixed RESET delay of 72ms (nominal) on Power-up Resets (POR and PBOR), while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can awaken from SLEEP through:

- External RESET
- · Watchdog Timer Wake-up
- Interrupt

Additional information on special features is available in the PIC Mid-Range Reference Manual, (DS33023).

### 14.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space, which can be accessed only during programming.

Some of the core features provided may not be necessary for each application in which a device may be used. The configuration word bits allow these features to be configured/enabled/disabled as necessary. These features include:

- Code Protection
- PBOR Trip Point
- Power-up Timer
- Watchdog Timer
- · Device Oscillator Mode

As can be seen in Table 14-1, some additional configuration word bits have been provided for Brown-out Reset trip point selection.

### REGISTER 14-1: CONFIGURATION WORD FOR PIC16C781/782 DEVICE (CONFIG:2007h)

CP	CP	BORV1	BORV0	CP	CP	_	BODEN	MCLRE	PWRTE	WDTE	F0SC2	F0SC1	F0SC0
bit13	•												bit0

bit 13-12, CP: Program Memory Code Protection bits

9-8 1 = Code Protection off

0 = All program memory is protected<sup>(1)</sup>

bit 11-10 BORV<1:0>: Brown-out Reset Voltage bits

00 = PBOR set to 4.5V

01 = PBOR set to 4.2V 10 = PBOR set to 2.7V 11 = PBOR set to 2.5V

bit 7 Unimplemented: Read as '1'

bit 6 **BODEN**: Brown-out Detect Reset Enable bit<sup>(1)</sup>

1 = Brown-out Detect Reset enabled0 = Brown-out Detect Reset disabled

bit 5 MCLRE: RA5/MCLR Pin Function Select bit

1 = RA5/MCLR pin function is MCLR

 $0 = RA5/\overline{MCLR}$  pin function is digital input,  $\overline{MCLR}$  internally tied to VDD

bit 4 **PWRTE**: Power-up Timer Enable bit<sup>(1)</sup>

1 = PWRT disabled 0 = PWRT enabled

bit 3 WDTE: Watchdog Timer Enable bit

1 = WDT enabled 0 = WDT disabled

bit 2-0 FOSC<2:0>: Oscillator Selection bits

FOSC<2:0>	OSCILLATOR	RA6/OSC2/CLKOUT/T1CKI	RA7/OSC1/CLKIN		
000	LP Crystal/Resonator		Crystal/Resonator		
001	XT	Crystal/Resonator	Crystal/Resonator		
010	HS	Crystal/Resonator	Crystal/Resonator		
011	EC	Digital I/O	CLKIN		
100	INTRC	Digital I/O	Digital I/O		
101	INTRC	CLKOUT	Digital I/O		
110	RC	Digital I/O	RC		
111	RC	CLKOUT	RC		

Note 1: All of the CP bits must be given the same value to enable code protection.

### 14.2 Oscillator Configurations

#### 14.2.1 OSCILLATOR TYPES


The PIC16C781/782 can be operated in eight different oscillator modes. The user can program three configuration bits FOSC<2:0> to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC External Resistor and Capacitor (with and without CLKOUT)
- INTRC Internal 4 MHz/37 kHz (with and without CLKOUT)
- EC External Clock

#### 14.2.2 LP. XT AND HS MODES

In LP, XT, or HS modes, a crystal or ceramic resonator is connected to the RA7/OSC1/CLKIN and RA6/OSC2/CLKOUT/T1CKI pins to establish oscillation (Figure 14-1). The PIC16C781/782 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may yield a frequency outside of the crystal manufacturers' specifications.

FIGURE 14-1: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



- Note 1: See Table 14-1 and Table 14-2 for recommended values of C1 and C2.
  - **2:** A series resistor (RS) may be required for AT strip cut crystals.
  - 3: RF varies with the crystal chosen.

TABLE 14-1: CERAMIC RESONATORS

Ranges Tested:							
Mode	Freq	C1	C2				
XT	455 kHz	68 - 100 pF	68 - 100 pF				
	2.0 MHz	15 - 68 pF	15 - 68 pF				
	4.0 MHz	15 - 68 pF	15 - 68 pF				
HS	8.0 MHz	10 - 68 pF	10 - 68 pF				
	16.0 MHz	10 - 22 pF	10 - 22 pF				

These values are for design guidance only. See Notes 1 and 2 in shaded box.

In this test, all resonators used did not have built-in capacitors.

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF


These values are for design guidance only. See Notes 1 and 2 in shaded box.

- Note 1: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 2: Higher capacitance increases the stability of oscillator but also increases the start-up time.

#### 14.2.3 EC MODE

In applications where the clock source is external, the PIC16C781/782 should be programmed to select the EC (External Clock) mode. In this mode, the RA6/OSC2/CLKOUT/T1CKI pin is available as an I/O pin. See Figure 14-2 for illustration. To minimize power supply current drawn, the EC oscillator input should be driven by a CMOS level square wave.

# FIGURE 14-2: EC OSC CONFIGURATION



#### 14.2.4 RC MODE

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of:

- · supply voltage
- · resistor (REXT) and capacitor (CEXT) values
- · operating temperature

In addition, the oscillator frequency varies from unit to unit due to normal process variation. The difference in lead frame capacitance between package types also affects the oscillation frequency, especially for low CEXT values. The user should allow for variations due to tolerance of external R and C components used. Figure 14-3 shows how the RC combination is connected to the PIC16C781/782. For REXT values below 2.2 k $\Omega$ , the oscillator operation may become unstable or stop completely. For very high REXT values (e.g., 1 M $\Omega$  or greater), the oscillator becomes sensitive to:

- noise
- humidity
- leakage


Microchip recommends keeping REXT between 3 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as board trace capacitance or package lead frame capacitance.

See Section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is greater for large values of R (since leakage current variations affect RC frequency more for large R) and for small values of C (since variations of input capacitance affect RC frequency more).

See Section 18.0 for variation of oscillator frequency due to VDD for given REXT and CEXT values (or for frequency variation due to operating temperature for given R, C, and VDD values).

#### FIGURE 14-3: RC OSCILLATOR MODE



#### 14.2.5 INTRC MODE

The internal RC oscillator provides a fixed 4 MHz/37 kHz (nominal) system clock at VDD = 5V and 25°C. See Section 18.0 for information on variations over voltage and temperature ranges. The INTRC oscillator does not run during RESET.

# 14.2.6 DUAL SPEED OPERATION FOR INTRC MODE

A software programmable slow speed mode is available with the INTRC oscillator. This feature allows the firmware to dynamically toggle the oscillator speed between normal and slow frequencies. The nominal slow frequency is 37 kHz. Applications that require low current power savings, but cannot tolerate putting the part into SLEEP, may use this mode.

The OSCF bit (PCON<3>) is used to control dual speed mode. See the PCON Register, Register 2-6, for details.

When changing the INTRC internal oscillator speed, there is a brief period of time when the processor is inactive. When the speed changes from fast to slow, the processor inactive period is in the range of 100  $\mu S$  to 300  $\mu S$ . For a speed change from slow to fast, the processor is inactive between 1.25  $\mu S$  and 3.25  $\mu S$ , nominal.

#### 14.2.7 CLKOUT

In the INTRC and RC modes, the PIC16C781/782 can be configured to provide a clock out signal by programming the configuration word. The oscillator frequency, divided by 4, can be used for test purposes or to synchronize other logic.

In the INTRC and RC modes, if the CLKOUT output is enabled, CLKOUT is held low during RESET.

#### **14.3 RESET**

The PIC16C781/782 devices have several different RESETS. These RESETS are grouped into two classifications: power-up and non power-up. The power-up type RESETS are the Power-on and Brown-out Resets, which assume the device VDD was below its normal operating range for the device's configuration. The non power-up type RESETS assume normal operating limits were maintained before/during and after the RESET.

- · Power-on Reset (POR)
- Programmable Brown-out Reset (PBOR)
- Non Power-up (MCLR) Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (during normal operation)

Some registers are not affected in any RESET condition. Their status is unknown on a Power-up Reset and unchanged in any other RESET. Most other registers are placed into an initialized state upon RESET. However, they are not affected by a WDT Reset during SLEEP, because this is considered a WDT Wake-up, which is viewed as the resumption of normal operation.


Several status bits have been provided to indicate which RESET occurred (see Table 14-4). See Table 14-5 for a full description of RESET states of special registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 14-4.

These devices have a MCLR noise filter in the MCLR Reset path. The filter detects and ignores small pulses.

It should be noted that a WDT Reset does not drive  $\overline{\text{MCLR}}$  pin low.

FIGURE 14-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




### 14.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when a VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, simply enable the internal  $\overline{\text{MCLR}}$  feature. This eliminates external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Section 17.0 for details. For a slow rise time, see Figure 14-5.

Two delay timers (PWRT on OST) are provided, which hold the device in RESET after a POR (dependent upon device configuration), so that all operational parameters have been met prior to releasing the device to resume/begin normal operation.

When the device starts normal operation (exits the RESET condition), device operating parameters (i.e., voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions, or if necessary an external POR circuit may be implemented to delay end of RESET for as long as needed.

FIGURE 14-5: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD RAMP)



Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.

- 2: R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
- 3: R1 =  $100\Omega$  to 1 k $\Omega$  will limit any current flowing into MCLR from external capacitor C in the event of MCLR pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

### 14.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed TPWRT time-out on power-up type RESETS only. For a POR, the PWRT is invoked when the POR pulse is generated. For a BOR, the PWRT is invoked when the device exits the RESET condition (VDD rises above BOR trip point). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay is designed to allow VDD to rise to an acceptable level. A configuration bit (PWRT) is provided to enable/disable the PWRT for the POR only. For a BOR the PWRT is always available regardless of the configuration bit setting.

The power-up time delay varies from chip-to-chip due to VDD, temperature and process variation. See DC parameters for details.

# 14.6 Programmable Brown-out Reset (PBOR)

The Programmable Brown-out Reset module is used to generate a RESET when the supply voltage falls below a specified trip voltage. The trip voltage is configurable to any one of four voltages provided by the BORV<1:0> configuration word bits.

Configuration bit BODEN can disable (if clear/programmed), or enable (if set), the Brown-out Reset circuitry. If VDD falls below the specified trip point for longer than TBOR (see Parameter 35, Section 17.0, Table 17-6), the brown-out situation resets the chip. A RESET may not occur if VDD falls below the trip point for less than TBOR. The chip remains in Brown-out Reset until VDD rises above VBOR. The Power-up Timer is invoked at that point and keeps the chip in RESET an additional TPWRT. If VDD drops below VBOR while the Power-up Timer is running, the chip goes back into a Brown-out Reset and the Power-up Timer is reinitialized. Once VDD rises above VBOR, the Power-up Timer again begins a TPWRT time delay.

#### 14.7 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked by the POR pulse. When the PWRT delay expires, the Oscillator Start-up Timer is activated. The total time-out varies depending on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there is no time-out at all. Figure 14-6, and Figure 14-9 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs expire. Then, bringing MCLR high begins execution immediately. This is useful for testing purposes or to synchronize more than one PIC microcontroller operating in parallel.

Table 14-5 shows the RESET conditions for some special function registers.

# 14.8 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two status bits that provide indication of which power-up type RESET occurred.

PCON<0> is Brown-out Reset Status bit, BOR. Bit BOR is set on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if bit BOR cleared, indicating a BOR occurred. However, if the brown-out circuitry is disabled, the BOR bit is a "Don't Care" bit and is considered unknown upon a POR.

PCON<1> is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

When the CPU is running under the INTRC oscillator mode, the frequency of the INTRC oscillator can be switched to a power saving 37 kHz (nominal) mode.

Clearing the OSCF (PCON<3>) enables oscillation at 37kHz, setting OSCF returns the oscillator to operation at 4MHz.

The Watchdog Timer is a free running, on-chip dedicated oscillator and timer, which does not require any external components to operate. The WDT provides a system RESET in the event that software does not execute a CLRWDT instruction within a specified interval. For reliability, the WDT will run even if the CPU clock has been stopped (for example, by the execution of a SLEEP instruction).

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to awaken and resume normal operation (Watchdog Timer Wake-up).

The WDT can be enabled either by setting the WDTE bit in the configuration register during programming, or by setting the WDTON bit (PCON<4>).

TABLE 14-3: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-	ир	Brown-out	Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP	
XT, HS, LP	TPWRT + 1024Tosc	1024Tosc	TPWRT + 1024Tosc	1024Tosc	
EC, RC, INTRC	TPWRT	_	TPWRT	_	

### REGISTER 14-2: POWER CONTROL REGISTER (PCON: 8Eh)

U-0	U-0	U-0	R/W-q	R/W-1	U-0	R/W-q	R/W-x
_	_	_	WDTON	OSCF	_	POR	BOR
bit 7						•	bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4 WDTON: WDT Software Enable bit

If WDTE bit (Configuration Word <3>) = 1:

This bit is not writable, always reads '1'

If WDTE bit (Configuration Word <3>) = 0:

1 = WDT is enabled

0 = WDT is disabled and cleared

bit 3 OSCF: Oscillator Speed bit (pending on new internal oscillator decision)

INTRC mode:

1 = 4 MHz typical

0 = 37 kHz typical

All other oscillator modes:

Ignored

bit 2 Unimplemented: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared

x = Bit is unknown 'q' = Value depends on condition

#### TABLE 14-4: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	TO	PD	Bit Significance
0	1	1	1	Power-on Reset
0	x	0	х	Illegal, TO is set on POR
0	x	х	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

DS41171B-page 124

TABLE 14-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0 1-01
MCLR Reset during normal operation	000h	000u uuuu	0 1-uu
MCLR Reset during SLEEP	000h	0001 0uuu	0 1-uu
WDT Reset	000h	0000 luuu	0 1-uu
WDT Wake-up	PC + 1	uuu0 0uuu	0 u-uu
Brown-out Reset	000h	0001 1uuu	0 1-u0
Interrupt wake-up from SLEEP, GIE = 0	PC + 1	uuu1 0uuu	u u-uu
Interrupt wake-up from SLEEP, GIE = 1	0004h	uuu1 0uuu	u u-uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

FIGURE 14-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 14-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)




TABLE 14-6: INITIALIZATION CONDITION FOR ALL REGISTERS

Register	Power-On Reset or Brown-Out Reset	MCLR Reset or WDT Reset	Wake-up via WDT or Interrupt
W (not a mapped register)	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	0000 0000	uuuu uuuu	uuuu uuuu
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	PC + 1(1)
STATUS	0001 1xxx	000q quuu <b>(2)</b>	uuuq quuu(2)
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	xxxx 0000	uuuu 0000	uuuu uuuu
PORTB	xxxx xx00	uuuu uu00	uuuu uu00
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuqq
PIR1	00000	00000	0000u
CALCON	000	000	uuu
TMR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	-000 0000	-uuu uuuu	-uuu uuuu
PSMCCON0	0000 0000	0000 0000	uuuu uuuu
PSMCCON1	000- 0000	000- 0000	uuu- uuuu
CM1CON0	0000 0000	0000 0000	uuuu uuuu
CM2CON0	0000 0000	0000 0000	uuuu uuuu
CM2CON1	000	000	uuu
OPACON	000	000	uuu
ADRES	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	0000 0000	0000 0000	uuuu uuuu
OPTION_REG	1111 1111	1111 1111	uuuu uuuu
TRISA	1111 1111	1111 1111	uuuu uuuu
TRISB	1111 1111	1111 1111	uuuu uuuu
PIE1	00000	00000	uuuuu
PCON	0 1-qq	0 1-uu	u u-uu
DAC	0000 0000	0000 0000	uuuu uuuu
DACON0	0000	0000	uuuu
WPUB	1111 1111	1111 1111	uuuu uuuu
IOCB	1111 0000	1111 0000	uuuu uuuu
REFCON	00	00	uu
LVDCON	00 0101	00 0101	uu uuuu
ANSEL	1111 1111	1111 1111	uuuu uuuu
ADCON1	00	00	uu
PMDATL	xxxx xxxx	uuuu uuuu	uuuu uuuu
PMADRL	xxxx xxxx	uuuu uuuu	uuuu uuuu
PMDATH	xx xxxx	uu uuuu	uu uuuu
PMADRH	xxxx	uuuu	uuuu
PMCON1	10	10	10

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

<sup>2:</sup> See Table 14-5 for RESET value for specific condition.

FIGURE 14-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)





FIGURE 14-9: SLOW VDD RISE TIME (MCLR TIED TO VDD)



### 14.9 Interrupts

The devices have up to eight sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT/AN4/VR pin interrupt, the RB port Interrupt-on-Change (IOCB) and the TMR0 overflow interrupt flags are contained in the INTCON register.


The peripheral interrupt flags are contained in the special function register PIR1. The corresponding interrupt enable bits are contained in special function register PIE1, and the peripheral interrupt enable bit is contained in special function register INTCON.


When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt. The return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency is three or four instruction cycles. The exact latency depends on when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

#### 14.9.1 INT INTERRUPT

External interrupt on RB0/INT/AN4/VR pin is edge triggered: either rising, if bit INTEDG (OPTION\_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can awaken the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following a wake-up sequence. See Section 14.12 for details on SLEEP mode.





#### 14.9.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register sets the flag bit, T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit, T0IE (INTCON<5>) (Section 2.5).

# 14.9.3 PORTB INTERRUPT-ON-CHANGE (IOCB)

An input change on PORTB7:0> sets flag bit RBIF (INTCON<0>). The PORTB pin(s) which can individually generate interrupt are selectable in the IOCB register. The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (Section 2.5). PORTB must be configured as a digital input.

### 14.10 Context Saving During Interrupts

During an interrupt, only the PC is saved on the stack. At minimum, W and STATUS should be saved to preserve the context for the interrupted program. All registers that may be corrupted by the Interrupt Service Routine (ISR), such as PCLATH or FSR, should be saved

Example 14-1 stores and restores the STATUS, W and PCLATH registers. The register, W\_TEMP, is defined in Common RAM, the last 16 bytes of each bank that may be accessed from any bank. The STATUS\_TEMP and PCLATH\_TEMP are defined in bank 0.

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register in bank 0.
- d) Executes the ISR code.
- e) Restores the PCLATH register.
- f) Restores the STATUS register.
- g) Restores W.

Note: The W\_TEMP, STATUS\_TEMP and PCLATH\_TEMP are defined in the common RAM area (70h - 7Fh) to avoid register bank switching during context save and restore.

# EXAMPLE 14-1: SAVING STATUS, W, AND PCLATH REGISTERS

```
#define
            W_TEMP
                            0 \times 70
#define
           STATUS_TEMP
                            0 \times 71
#define
           PCLATH TEMP
                            0 \times 72
           0 \times 04
   orq
                            ; Int Vector
           W TEMP
   MOVWF
                            ; Save W
   MOVE
            STATUS, w
                            ; save STATUS
   MOVWF
           STATUS_TEMP
   MOVE
            PCLATH, w
   MOVWF
           PCLATH TEMP
                            ; save PCLATH
    (Interrupt Service Routine)
   MOVF
           PCLATH TEMP.w
   MOVWF PCLATH
   MOVF
           STATUS_TEMP, w
   MOVWF STATUS
    SWAPE
           W TEMP.f
                            ; swapf loads W
    SWAPF
           W TEMP, w
                            ; w/o affect STATUS
    RETFIE
```

### 14.11 Watchdog Timer (WDT)

The Watchdog Timer uses a free running, on-chip RC oscillator, which does not require any external components. This oscillator is independent from the processor clock. The WDT runs even if the main clock of the device has been stopped (for example, by execution of a SLEEP instruction).

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The  $\overline{10}$  bit in the STATUS register is cleared upon a Watchdog Timer time-out.

The WDT can be permanently enabled by programming the configuration bit WDTE, or by software via the WDTON bit in the Power Control register (PCON: 8EH). See Section 14.8 and Section 14.1.

WDT time-out period values may be found in the Electrical Specifications. Values for the WDT prescaler may be assigned using the OPTION\_REG register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT.
  - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count is cleared, but the prescaler assignment is not changed.

FIGURE 14-11: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-7: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. Bits <sup>(1)</sup>	_	BODEN	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
8Eh	PCON	_	_	_	WDTON	OCSF	_	BOR	POR

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 14-1 for the full description of the Configuration Word bits.

### 14.12 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer is cleared but keeps running, the  $\overline{PD}$  bit (STATUS<3>) is cleared, the  $\overline{TO}$  (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode:

- · place all I/O pins at either VDD, or VSS,
- ensure no external circuitry is drawing current from the I/O pin,
- · power-down all peripherals,
- · disable external clocks.

Pull all I/O pins that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or VSS for lowest current consumption. The contribution from onchip pull-ups on PORTB should be considered.

### 14.12.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, PORTB IOCB, or any Peripheral Interrupts.

External  $\overline{MCLR}$  Reset causes a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The  $\overline{TO}$  and  $\overline{PD}$  bits in the STATUS register can be used to determine the cause of device RESET. The  $\overline{PD}$  bit, which is set on power-up, is cleared when SLEEP is invoked. The  $\overline{TO}$  bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- ADC conversion (when ADC clock source is RC).
- 3. Programmable low voltage detect.
- 4. Comparator C1 or C2 interrupt-on-change.
- 5. OPA in Comparator mode using IOCB.

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

#### 14.12.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction completes as a NOP. Therefore, the WDT and WDT postscaler are not cleared, the TO bit is not set, and PD bits are not cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device immediately awakens from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler are cleared, the TO bit is set, and the PD bit is cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction

FIGURE 14-12: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: Tost = 1024Tosc (drawing not to scale). This delay applies to LP, XT and HS modes only.

2: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

3: CLKOUT is not available in these osc modes, but shown here for timing reference.

### 15.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXXX instruction set summary in Table 15-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 15-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
Х	Don't care location (= 0 or 1)
	The assembler will generate code with $x = 0$ . It
	is the recommended form of use for compati-
	bility with all Microchip software tools.
d	Destination select; d = 0: store result in W,
	d = 1: store result in file register f.
	Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu s$ . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu s$ .

Table 15-2 lists the instructions recognized by the MPASM $^{TM}$  assembler.

Figure 15-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

# FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PIC Mid-Range Reference Manual, (DS33023).

TABLE 15-2: PIC16CXXX INSTRUCTION SET

Mnemonic,		Description	Cycles	14-Bit Opcode			Status	Notes	
Opera	ınds	Description Cycles		MSk	)		LSb	Affected	notes
		BYTE-ORIENTED FILE REG	ISTER O	PERA	TIONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIS	STER OP	ERAT	IONS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f. b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTRO	L OPER	OITA	NS				ļ.
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	0.0	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z	
		n I/O register is modified as a function of itse	Ť						l

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

<sup>2:</sup> If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

<sup>3:</sup> If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

### 15.1 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[label] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(W) + (f) \to (destination)$
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

ANDLW	AND Literal with W
Syntax:	[label] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. $(k) \rightarrow (W)$
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.

ANDWF	AND W with f		
Syntax:	[label] ANDWF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(W) .AND. (f) $\rightarrow$ (destination)		
Status Affected:	Z		
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.		

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f {<} b {>})$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BSF	Bit Set f
Syntax:	[label] BSF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if $(f < b >) = 1$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed.  If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction.

BTFSC	Bit Test, Skip if Clear	CLRWDT	Clear Watchdog Timer
Syntax:	[label] BTFSC f,b	Syntax:	[label] CLRWDT
Operands:	$0 \leq f \leq 127$	Operands:	None
	0 ≤ b ≤ 7	Operation:	$00h \rightarrow WDT$
Operation:	skip if $(f < b >) = 0$		0 → WDT prescaler, 1 → TO
Status Affected:	None		1 → 10 1 → PD
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed.	Status Affected:	TO, PD
	If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TcY instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.
CALL	Call Subroutine	COMF	Complement f
Syntax:	[label] CALL k	Syntax:	[ label ] COMF f,d
Operands:	$0 \leq k \leq 2047$	Operands:	$0 \le f \le 127$
Operation:	$(PC)+1 \rightarrow TOS,$		d ∈ [0,1]
	$k \rightarrow PC<10:0>$ , (PCLATH<4:3>) $\rightarrow PC<12:11>$	Operation:	(f) → (destination)
Status Affected:	None	Status Affected:	Z
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'
CLRF	Clear f	DECF	Decrement f
Syntax:	[label] CLRF f	Syntax:	[label] DECF f,d
Operands:	0 ≤ f ≤ 127	Operands:	0 ≤ f ≤ 127
Operation:	$00h \rightarrow (f)$		$d\in [0,1]$
	$1 \rightarrow Z$	Operation:	(f) - 1 → (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.	Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

Syntax:

Operands:

Operation:

Status Affected:

Description:

[label] CLRW

W register is cleared. Zero bit (Z)

None

is set.

 $\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$ 

DECFSZ	Decrement f, Skip if 0
Syntax:	[ label ] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 → (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.  If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2Tcy instruction.

INCFSZ	Increment f, Skip if 0		
Syntax:	[ label ] INCFSZ f,d		
Operands:	$0 \le f \le 127$ d $\in [0,1]$		
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0		
Status Affected:	None		
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a $\mathtt{NOP}$ is executed instead, making it a 2TCY instruction.		

GOTO	Unconditional Branch
Syntax:	[ label ] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[ label ] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[ label ] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[ label ] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.

RETLW	Return with Literal in W
Syntax:	[ label ] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC
Status Affected:	None
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

MOVLW	Move Literal to W
Syntax:	[ label ] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETURN	Return from Subroutine
Syntax:	[ label ] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

MOVWF	Move W to f
Syntax:	[ label ] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RLF	Rotate Left f through Carry
Syntax:	[ label ] RLF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

NOP	No Operation
Syntax:	[ label ] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

RETFIE	Return from Interrupt
Syntax:	[ label ] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC$ , $1 \rightarrow GIE$
Status Affected:	None

Register f

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	C
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg-

ister 'f'.

SUBWF	Subtract W from f	
Syntax:	[ label ] SUBWF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) - (W) $\rightarrow$ (destination)	
Status Affected:	C, DC, Z	
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	

### SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \mbox{00h} \rightarrow \mbox{WDT}, \\ \mbox{0} \rightarrow \mbox{WDT prescaler}, \\ \mbox{1} \rightarrow \overline{\mbox{TO}}, \\ \mbox{0} \rightarrow \overline{\mbox{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, PD is cleared. Time-out status bit, TO

)

Register f

SWAPF	Swap Nibbles in f
Syntax:	[ label] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.

SUBLW	Subtract W from I	Literal
Syntax:	[ label ]	SUBLW k
Operands:	$0 \le k \le 255$	
Operation:	$k - (W) \rightarrow (W)$	
Status Affected:	C, DC, Z	
Description:	The W register is s complement metho eight-bit literal 'k'. T placed in the W reg	od) from the The result is

XORLW	Exclusive OR Literal with W
Syntax:	[label]
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

#### 16.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
  - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
  - MPASM™ Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK™ Object Linker/ MPLIB™ Object Librarian
- Simulators
  - MPLAB SIM Software Simulator
- Fmulators
  - MPI AB ICE 2000 In-Circuit Emulator
  - ICEPIC™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD
- · Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART® Plus Entry-Level Development Programmer
- · Low Cost Demonstration Boards
  - PICDEM™ 1 Demonstration Board
  - PICDEM 2 Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 17 Demonstration Board
  - KEELOQ® Demonstration Board

### 16.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows®-based application that contains:

- An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- · A full-featured editor
- · A project manager
- · Customizable toolbar and key mapping
- · A status bar
- · On-line help

The MPLAB IDE allows you to:

- · Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - source files
  - absolute listing file
- machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

### 16.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PIC MCUs.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- · Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process.

# 16.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

### 16.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

#### 16.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

# 16.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPI AB IDF

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows environment were chosen to best make these features available to you, the end user.

### 16.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

### 16.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC MCUs and can be used to develop for this and other PIC microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

### 16.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PIC devices. It can also set code protection in this mode.

### 16.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

# 16.11 PICDEM 1 Low Cost PIC MCU Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A). PIC16C61. PIC16C62X. PIC16C71. PIC16C8X. PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

### 16.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I<sup>2</sup>C<sup>™</sup> bus and separate headers for connection to an LCD module and a keypad.

DS41171B-page 143

© 2001-2013 Microchip Technology Inc. Preliminary

### 16.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

#### 16.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware

# 16.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 16-1: **DEVELOPMENT TOOLS FROM MICROCHIP** 

	)ld	PIC16	PIC16	PIC16	PIC1	-DIG	PICI	PIC16	PIC16	PIC16	FICIT	FICIT	PIC18	PIC18	930 520 540	нса	MCR	WCP2
MPLAB® Integrated Development Environment		<i>&gt;</i>	>	>	>	>	>	>	>	>	`	`	`	`				
MPLAB® C17 C Compiler											`	`						
MPLAB® C18 C Compiler													`	`				
MPASM™ Assembler/ MPLINK™ Object Linker		<i>&gt;</i>	>	>	^	>	>	>	>	`	`	,	·	<b>&gt;</b>	>	>		
MPLAB® ICE In-Circuit Emulator		<i>&gt;</i>	`	`	**^	`	`	`	`	`	,	,	`	^				
ICEPIC™ In-Circuit Emulator		`	>	>		>	>	`		>								
MPLAB® ICD In-Circuit Debugger			*			*			>					`,				
PICSTART® Plus Entry Level		` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	>	>	**/	>	>	`	`	`	`	`	`	`				
PRO MATE® II O Universal Device Programmer		` <u>`</u>	>	>	*	>	>	`	>	>	`	`	`	`	`	>		
PICDEM™ 1 Demonstration Board		>		>		7		>			>							
PICDEM™ 2 Demonstration Board			7			7							`	`				
PICDEM™ 3 Demonstration Board										>								
PICDEM <sup>TM</sup> 14A Demonstration Board	,	`																
PICDEM™ 17 Demonstration												^						
KEELOQ® Evaluation Kit																`		
KEELOQ® Transponder Kit																`		
microlD™ Programmer's Kit																	>	
125 kHz microID™ Developer's Kit																	>	
125 kHz Anticollision microlD™ Developer's Kit																	>	
13.56 MHz Anticollision microlD™ Developer's Kit																	>	
MCP2510 CAN Developer's Kit																		>

<sup>\*\*</sup> Contact Microchip Technology Inc. for availability date.

† Development tool is available on select devices.

NOTES:

# 17.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	0.3V to (VDD + 0.3 V)
Voltage on VDD with respect to Vss	0.3 to +7.5 V
Maximum voltage between AVDD and VDD pins	± 0.3 V
Maximum voltage between AVss and Vss pins	± 0.3 V
Voltage on MCLR with respect to Vss	
Voltage on RA4 with respect to Vss	
Total power dissipation <sup>(1)</sup> (PDIP, SOIC)	1.0 W
Total power dissipation <sup>(1)</sup> (SSOP)	0.65 W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, lik (Vi < 0 or Vi > VDD	± 20 mA
Output clamp current, IOK (Vo < 0 or Vo > VDD	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTB (combined)	200 mA
Maximum current sourced by PORTA and PORTB (combined	200 mA

Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD -  $\sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} + $\sum$  (VOL x IOL).

<sup>†</sup> NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 17-1: PIC16C781/782 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA ≤ +85°C





FIGURE 17-2: PIC16LC781/782 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA ≤ +85°C



### 17.1 DC Characteristics: Power Supply

### TABLE 17-1: DC CHARACTERISTICS: PIC16C781/782, DSTEMP (INDUSTRIAL)

DC CHA	RACTER	ISTICS				_	tions (unless otherwise stated) C ≤ TA ≤ +85°C for industrial
Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
D001	VDD	Supply Voltage	4.0 4.5		5.5 5.5		XT, EC, RC, INTRC Oscillator HS Oscillator
D001A	VDD	Supply Voltage (DSTEMP)	2.7 4.5		5.5 5.5	V V	XT, EC, RC, INTRC Oscillator HS Oscillator
D002*	VDR	RAM Data Retention Voltage <sup>(1)</sup>	_	1.5	_	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	TBD	_	V	See section on Power-on Reset for details
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05		_	V/ms	See section on Power-on Reset for details. PWRT enabled
D010	IDD	Supply Current <sup>(2)</sup>	_	TBD TBD	TBD	mA mA	FOSC = 20 MHz, VDD = 5.5V* HS Oscillator FOSC = 20 MHz, VDD = 4.5V
			_	TBD	TBD	mA	HS Oscillator FOSC = 4 MHz, VDD = 4.0V* XT, RC w/CLKOUT
			_	TBD	TBD	mA	Fosc = 32 kHz, VDD = 4.0V LP Oscillator
D020 D020A	IPD	Power-down Current <sup>(3)</sup>	_	TBD 1.5	TBD 19	μA μA	VDD = 5.5V VDD = 4.0V
	ІОРА	Operational Amplifier	_	TBD TBD	TBD TBD	mA mA	VDD = 5.0V, GBWP = 0 VDD = 5.0V, GBWP = 1
	Ivc*	Voltage Comparators C1 and C2	-	TBD	TBD	mA	VDD = 5.0V, VID>100 mV C1SP = 0
			-	TBD	TBD	mA	VDD = 5.0 , VID>100 mV C1SP = 1
	IADC*	Digital to Analog Converter (DAC)	_	TBD	TBD	mA	VDD = 5.0V
D021	IWDT*	Watchdog Timer	_	TBD	TBD	mA	VDD = 4.0V
D026	IAD*	Analog-to-Digital Converter (ADC)	_	TBD	TBD	mA	VDD = 5.5V, ADC not converting
	IPLVD*	Programmable Low Voltage Detect		TBD	TBD	mA	VDD = 4.0V
	IPBOR*	Programmable Brown-out Reset		TBD	TBD	mA	VDD = 5.0V
1A	Fosc	LP Oscillator, Operating Freq. INTRC Oscillator Operating Freq.	9 —		200 — —	kHz MHz kHz	All temperatures All temperatures, OSCF = 1 All temperatures, OSCF = 0
		XT Oscillator Operating Freq. HS Oscillator Operating Freq.	0	_	4 20	MHz MHz	All temperatures All temperatures

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

<sup>2:</sup> The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins configured as inputs, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

<sup>3:</sup> The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins configured as iputs and tied to VDD or Vss.

# 17.2 DC Characteristics: Input/Output Pins

### TABLE 17-2: DC CHARACTERISTICS: PIC16C781/782, DSTEMP (INDUSTRIAL)

DC CHA	RACTE	RISTICS	Operating	tempe	erature -4	0°C ≤ 7	s (unless otherwise stated)  TA ≤ +85°C for industrial and described in DC spec Section 17-1
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports:					
D030		with TTL buffer	Vss	_	0.15VDD	V	For entire VDD range
D030A		with Oak will Trianna hoffer	Vss	_	V8.0	V	4.5V ≤ VDD ≤ 5.5V
D031 D032		with Schmitt Trigger buffer	Vss Vss	_	0.2VDD 0.2VDD	V	For entire VDD range
		MCLR		_		-	
D033		OSC1 (in XT, HS, LP and EC)	Vss	_	0.3 VD	V	
	ViH	Input High Voltage I/O ports:					
D040	VIII	with TTL buffer	2.0		VDD	V	4.5V ≤ VDD ≤ 5.5V
D040A		with FFE bullet	(0.25VDD + 0.8V)	_	VDD	V	For entire VDD range
D041		with Schmitt Trigger buffer	0.8VDD	_	VDD	V	For entire VDD range
D042		MCLR	0.8VDD	_	VDD	V	
D042A		OSC1 (XT, HS, LP and EC)	0.7VDD	_	VDD	V	
D070	IPURB	PORTB Weak Pull-up Current Per Pin	50	250	400	μΑ	VDD = 5V, VPIN = VSS
		Input Leakage Current <sup>(1,2)</sup>					
D060	lı∟	I/O ports (with digital functions)	_	_	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D060A	lıL	I/O ports (with analog functions)	_	_	±100	nA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		RA5/MCLR/VPP	_	_	±5	μΑ	$Vss \le VPIN \le VDD$
D063		OSC1	_	_	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS, LP and EC osc configuration
D080	Vol	Output Low Voltage I/O ports (Includes CLKOUT)	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V
		Output High Voltage					
D090	Vон	I/O ports <sup>(2)</sup> (Includes CLKOUT)	VDD - 0.7	_	_	V	IOH = -3.0  mA, VDD = 4.5V
D150*	VOD	Open Drain High Voltage	_		10.5	V	RA4 pin
D100	Cosc2	Capacitive Loading Specs on Output Pins*	_	_	15	pF	In XT, HS and LP modes when
		·				•	external clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	_	50	pF	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

<sup>2:</sup> Negative current is defined as current sourced by the pin.

# 17.3 AC Characteristics: PIC16C781/782 (Industrial)

### 17.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

T			
F	Frequency	T	Time


Lowercase letters (pp) and their meanings:

	(FF)	3-		
pp				
		osc	OSC1	
ck	CLKOUT			
dt	Data in	t0	T0CKI	
io	I/O port	t1	T1CKI	
mc	MCLR			

Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
		High	High
		Low	Low

#### FIGURE 17-3: LOAD CONDITIONS



### 17.3.2 TIMING DIAGRAMS AND SPECIFICATIONS

# FIGURE 17-4: CLKOUT AND I/O TIMING




TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Charac	teristic	Min	Тур†	Max	Units	Conditions
10*	TosH2cĸL	OSC1↑ to CLKOUT↓		_	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	75	200	ns	(Note 1)
12*	TCKR	CLKOUT rise time		_	35	100	ns	(Note 1)
13*	TckF	CLKOUT fall time		_	35	100	ns	(Note 1)
14*	TCKL2IOV	CLKOUT ↓ to Port out	valid	_	_	0.5Tcy + 20	ns	(Note 1)
15*	TioV2ckH	Port in valid before CL	KOUT ↑	0.25Tcy + 25	_	_	ns	(Note 1)
16*	TckH2iol	Port in hold after CLKO	DUT ↑	0	_	_	ns	(Note 1)
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	50	150	ns	
18*	TosH2iol	OSC1↑ (Q2 cycle) to	PIC16 <b>C</b> 781/782	100	_	_	ns	
		Port input invalid (I/O in hold time)	PIC16 <b>LC</b> 781/782	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC	11↑ (I/O in setup time)	0	_	_	ns	
20*	TioR	Port output rise time	PIC16 <b>C</b> 781/782	_	10	25	ns	
			PIC16LC781/782	_	_	60	ns	
21*	TioF	Port output fall time	PIC16 <b>C</b> 781/782	_	10	25	ns	
			PIC16 <b>LC</b> 781/782	_	_	60	ns	
22††*	TINP	INT pin high or low tim	e	Tcy	_	_	ns	
23††*	TRBP	RB7:RB0 change INT	high or low time	Tcy	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.




TABLE 17-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	_	4	MHz	XT osc mode
			DC	_	20	MHz	EC osc mode
			DC	_	20	MHz	HS osc mode
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency <sup>(1)</sup>	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	250	_	_	ns	XT and RC osc mode
			50	_	_	ns	EC osc mode
			50	_	_	ns	HS osc mode
			5	_	_	μS	LP osc mode
		Oscillator Period <sup>(1)</sup>	250	_	10,000	ns	XT osc mode
			50	_	250	ns	HS osc mode
			5	_	_	μS	LP osc mode
2	TCY	Instruction Cycle Time <sup>(1)</sup>	200	TCY	DC	ns	TCY = 4/FOSC
3*	Tosl,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	Tosh	Low Time	2.5	_	_	μS	LP oscillator
			15	_	_	ns	HS oscillator
							EC oscillator
4*	Tosr,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	Tosf	Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator
							EC oscillator

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 17-5: INTERNAL RC OSCILLATOR CALIBRATED FREQUENCIES PIC16C781/782, DSTEMP

AC Character	ristics	Standard Operating Conditions ( Operating Temperature −40×C ≤ 7 Operating Voltage VDD range is determined.	A ≤ +85	5°C (indu	strial)	,	
Parameter No.	Sym	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions
		Internal Calibrated RC Frequency	3.65	4.00	4.28	MHz	VDD = 5.0V
		Internal Calibrated RC Frequency	3.55*	4.00	4.31*	MHz	VDD = 2.5V

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design quidance only and are not tested.

FIGURE 17-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 17-7: BROWN-OUT RESET TIMING





TABLE 17-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30*	TMCL	MCLR Pulse Width (low)	2	_	_	μS	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
31*	TWDT	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32*	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	VDD = 5V, $-40$ °C to $+85$ °C
34*	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μS	
35*	TBOR	Brown-out Reset pulse width	100	_	_	μS	VDD ≤ VBOR (D005)

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 17-8: BROWN-OUT RESET CHARACTERISTICS



<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-9: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 17-7: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	Ттон	T0CKI High Pulse	Width	No Prescaler	0.5Tcy + 20	_		ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	TTOL	T0CKI Low Pulse	Width	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
42*	Ттор	T0CKI Period		No Prescaler	Tcy + 40	_	_	ns	
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (2, 4,, 256)
45*	Тт1н	T1CKI High Time	Synchronous, Pre	escaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous, Prescaler = 2,4,8	PIC16 <b>C</b> 781/782	15	-	-	ns	parameter 47
			Asynchronous	PIC16 <b>C</b> 781/782	30	_	_	ns	
45*	Тт1н	T1CKI High Time	Synchronous, Pre	escaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous, Prescaler = 2,4,8	PIC16 <b>LC</b> 781/782	15	_		ns	parameter 47
			Asynchronous	PIC16 <b>LC</b> 781/782	30	_	_	ns	
46*	TT1L	T1CKI Low Time	Synchronous, Pre	escaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous, Prescaler = 2,4,8	PIC16 <b>C</b> 781/782	15	_	1	ns	parameter 47
			Asynchronous	PIC16 <b>C</b> 781/782	30	_	_	ns	
46*	TT1L	T1CKI Low Time	Synchronous, Pre	escaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous, Prescaler = 2,4,8	PIC16 <b>LC</b> 781/782	15	_	_	ns	parameter 47
			Asynchronous	PIC16 <b>LC</b> 781/782	30	_	_	ns	
47*	Тт1р	T1CKI input period	Synchronous	PIC16 <b>C</b> 781/782	Greater of: 30 OR TCY + 40 N	_	-	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 <b>C</b> 781/782	60	_	_	ns	
47*	Тт1р	T1CKI input period	Synchronous	PIC16 <b>LC</b> 781/782	Greater of: 30 OR TCY + 40 N	_	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 <b>C</b> 781/782	60	_	_	ns	
	FT1		nput frequency ran by setting bit T10		DC	-	50	kHz	
48*	Tcke2tm	rl Delay from externa	al clock edge to tim	ner increment	2Tosc	_	7Tosc	_	
		-							

These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### 17.4 **Operational Amplifier**

# TABLE 17-8: DC CHARACTERISTICS: OPERATIONAL AMPLIFIER (OPA)

Standard Operating Conditions (unless otherwise stated): VDD = 2.7V to 5.5V, TA = 25°C, VCM = VDD/2,

DC CHARACTERISTICS  $RL = 100 \text{ k}\Omega$  to VDD/2, and VOUT ~ VDD/2

			Operating				for Industrial
Param No.	Parameters	Symbol	Min	Тур	Max	Units	Conditions
	Input Offset Voltage Input Offset Voltage	Vos	TBD	±2	TBD	mV	Prior to Auto Calibration
	Input Offset Voltage Input Offset Voltage	Vos	TBD	±100	TBD	μV	Following Auto Calibration
	Input Current and Impedance Input Bias Current Input Offset Bias Current	IB Ios	-50 —	— ±1	+50 —	nA pA	Following Auto Calibration
	Common Mode Common Mode Input Range Common Mode Rejection	Vcм CMR	Vss TBD	— 80	VDD-1.4	V dB	Following Auto Calibration  VDD = 5 V  VCM = VDD/2, Frequency = DC
	Open Loop Gain DC Open Loop Gain DC Open Loop Gain	Aol Aol		90 80	_	dB dB	GBWP = 1 following Auto Calibration RL = $25 \text{ k}\Omega$ connected to VDD/2, 50 mV < VOUT < VDD - $50 \text{ mV}$ RL = $5 \text{ k}\Omega$ connected to VDD/2, 100 mV < VOUT < VDD - $100 \text{ m}$ VDD = $100 \text{ m}$ VD = $100 \text{ m}$
	DC Open Loop Gain DC Open Loop Gain	AOL AOL		TBD TBD		dB dB	GBWP = 0 following Auto Calibration RL = $50 \text{ k}\Omega$ connected to VDD/2, $50 \text{ mV} \times \text{VOUT} \times \text{VDD} - 50 \text{ mV}$ RL = $100 \text{ k}\Omega$ connected to VDD/2, $50 \text{ mV} \times \text{VOUT} \times \text{VDD} - 50 \text{ mV}$
	Output Output Voltage Swing	Vout	Vss+0.1	_	VDD-0.1	٧	GBWP = 1 Following Auto Calibration RL = $5 \text{ k}\Omega$ connected to VDD/2 VDD = $5 \text{ V}$
	Output Short Circuit Current	Isc	_	25	TBD	mA	
	Power Supply Power Supply Rejection	PSR	_	80	_	dB	Following Auto Calibration
	Auto Calibration Reference	ACR	TBD	1.2	TBD	V	CALREF = 0

TABLE 17-9: AC CHARACTERISTICS: OPERATIONAL AMPLIFIER (OPA)

AC CHA	Standard Operating Conditions (unless otherwise stated): $\label{eq:VDD} VDD = 2.7V \ to \ 5.5V, \ VSS = GND, \ TA = 25^{\circ}C, \ VCM = VDD/2, \\ RL = 100k\Omega \ to \ VDD/2, \ and \ VOUT = VDD/2 \\ Operating \ Temperature \ -40^{\circ}C \ to \ +85^{\circ}C \ for \ Industrial$							
Param No.	Parameters	Symbol	Min	Тур	Max	Units	Conditions	
	Gain Bandwidth Product	GBWP	_	75	_	kHz	VDD = 5V, GBWP = 0	
		GBWP	_	2	_	MHz	VDD = 5V, GBWP = 1	
	Input Offset Auto Calibration Time Turn On Time	Tz Tz Ton Ton	_ _ _ _	300 TBD 10 TBD	TBD TBD TBD TBD	μs μs μs μs	VDD = 5V, GBWP = 1 VDD = 5V GBWP = 0 VDD = 5V, GWBP = 1 VDD = 5V, GBWP = 0	
	Phase Margin		_	TBD TBD	_ _	degrees degrees	VDD = 5V, GBWP = 0 VDD = 5V, GBWP = 1	
	Slew Rate	SR SR	_	TBD TBD	_	V/μs V/μs	VDD = 5V, GBWP = 0 VDD = 5V, GBWP = 1	

**Note:** Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## 17.5 Comparators

TABLE 17-10: DC CHARACTERISTICS: VOLTAGE COMPARATORS C1 AND C2

DC CHA	ARACTERISTICS	Standard Operating Conditions (unless otherwise stated): VDD = 2.7V to 5.5V, TA = 25°C, VCM = VDD/2 Operating Temperature -40°C to +85°C for Industrial						
Param No.	Parameters	Symbol	Min	Тур	Max	Units	Conditions	
	Input Offset Voltage	Vos	TBD TBD	±1 ± 2.5	TBD TBD	mV mV	C1SP = 1, C2SP = 1 C1SP = 0, C2SP = 0	
	Input Current and Impedance Input Bias Current Input Offset Bias Current	IB IOS	TBD —	_ TBD	— TBD	nA nA		
	Common Mode Common Mode Input Range Common Mode Rejection	Vcm CMR	Vss —	_ 70	VDD- 1.4V	V dB	VDD = 5V VCM = VDD/2, Frequency = DC	
	Open Loop Gain DC Open Loop Gain		_	90	_	dB		
	Power Supply Rejection	PSR	_	TBD	_	dB	VDD = 5V	

TABLE 17-11: AC CHARACTERISTICS: COMPARATORS C1 AND C2

AC CHA	RACTERISTICS	Standard Operating Conditions (unless otherwise stated):  VDD = 2.7V to 5.5V, TA = 25°C, VCM = VDD/2  Operating Temperature -40°C to +85°C for Industrial						
Param No.	Parameters	Symbol	I Min Typ Max U		Units	Conditions		
	Response Time Response Time	t <sub>r</sub>	_	75	_	ns	VDD = 5V, C1SP = 1, C2SP = 1, Comparator output signal is for internal use	
		t <sub>r</sub>	_	0.5	_	μS	only, Input overdrive = 10 mV, step = 110 mV, VCM = VDD/2. VDD = 5V, C1SP = 0, C2SP = 0, Comparator output signal is for internal use only, Input overdrive = 10 mV,	
		t <sub>r</sub>	_	100	TBD	ns	step = 110 mV, VcM = Vdd/2.  Vdd = 5 , CL = 100 pF,  C1SP = 1, C2SP = 1, Comparator output is available on I/O pin, Input overdrive = 10 mV,	
		t <sub>r</sub>	_	0.5	TBD	μ\$	step = 110 mV, VCM = VDD/2. VDD = 5 , CL = 100 pF, C1SP = 0, C2SP = 0, Comparator output is available on I/O pin, Input overdrive = 10 mV, step = 110 mV, VCM = VDD/2.	
	Turn On Time	Ton	_	10 TBD	TBD TBD	μS μS	C1SP = 0, C2SP = 0, VDD = 5V C1SP = 1, C2SP = 1, VDD = 5V	

# 17.6 Digital-to-Analog Converter (DAC)

TABLE 17-12: DC CHARACTERISTICS: DIGITAL-TO-ANALOG CONVERTER (DAC)

			Standard	Opera	ting Cond	litions (	(unless otherwise stated):		
DC CHA	RACTERISTICS		VDD = 2.7V to 5.5V, TA = 25°C VDD = 5V, DACREF = 5V Operating Temperature -40°C to +85°C for Industrial						
Param No.	Parameters	Symbol	Min	Тур	Max	Units	Conditions		
	Resolution	RES			8	bits			
	Transfer Function Accuracy Integral Non-Linearity Error Differential Non-Linearity Error Offset Error Gain Error	INL <sup>(1)</sup>	TBD TBD TBD TBD	.25 .10 ±2.5 .25	TBD TBD TBD TBD	LSb LSb mV LSb	VDD = 5V, DACREF = 5V		
	DACREF Input Characteristics DACREF Input Impedance DACREF Input Max Voltage	RREF VMAX	TBD TBD	100	— VDD	kΩ V			
	Output Characteristics Output Voltage Range	Vout	Vss+.05 Vss+0.1	_ _	VDD- 0.05 VDD-0.1	V V	VDD = 5V RL = 100 kΩ to VDD/2 VDD = 5V RL = 25 kΩ to VDD/2		
	Output Short Circuit Current	Isc*	_	2	TBD	mA	VDD = 5V		
	Output Series Resistance	Ro*	_	TBD	TBD	Ω	VDD ≥ 3V VDAC = VDD/2		
	Power Supply Power Supply Current	IDAC	_	250	TBD	μА	VDD = 5V		

<sup>\*</sup> Characterized, but not tested.

Note 1: Calculated using end point method.

TABLE 17-13: AC CHARACTERISTICS: DIGITAL-TO-ANALOG CONVERTER (DAC)

AC CHA	Standard Operating Conditions (unless otherwise stated): $\label{eq:VDD} VDD = 2.7 \text{ V to } 5.5 \text{ V, TA} = 25^{\circ}\text{C}$ Operating Temperature-40°C to +85°C for Industrial						
Param No.	Min	Min Typ Max Units Condit					
	Output Characteristics Slew Rate	SR	_	1	_	V/μs	VDD = 5 V, CL = 50 pF
	Settling Time	Ts	_	5	10	μS	VDD = 5 V, CL = 50 pF Settling time to 1/2 LSb for 10%FS to 90%FS step
	Turn On Time		_	10	TBD	μS	VDD = 5 V


Note 1: Data in 'Typ' column is at 5V, 25° C unless otherwise stated. These parameters are for design guidance only and are not tested.

### 17.7 Analog Peripherals Characteristics

#### 17.7.1 BANDGAP VOLTAGE

Bandgap voltage is used as the reference voltage in the PBOR, PLVD, Auto Calibration, and VR modules

### FIGURE 17-10: BANDGAP START-UP TIME



#### **TABLE 17-14: BANDGAP START-UP TIME**

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
36*	TBGAP	Bandgap start-up time	_	30	_	·	Defined as the time between the instant that the bandgap is enabled and the moment that the bandgap reference voltage is stable.

<sup>\*</sup> These parameters are characterized but not tested.

#### 17.7.2 VR MODULE

#### TABLE 17-15: DC CHARACTERISTICS: VR

DC CHAR	ACTERIST	rics	Standard Operating Conditions (unless otherwise stated):  Operating temperature -40°C ≤ TA ≤ +85°C for industrial  Operating voltage VDD as described in Section 17.1							
Param No.	Characteristic			Typ†	Max	Units	Conditions			
D400	VR	Output Voltage	_	3.072	_	V	VDD ≥ 3.5V			
D402*	TCVout	Output Voltage Temperature Coefficient	_	TBD	TBD	ppm/°C				
D404*	IVREFSO	External Load Source	_	_	5	mA				
D405*	IVREFSI	External Load Sink	_	_	-5	mA				
	CL*	External Capacitor Load	_	_	200	pF				
D406*	DVout/	Load Regulation	_	1	TBD		ISOURCE = 0 mA to 5 mA			
	DIOUT		_	1	TBD	mV/mA	ISINK = 0 mA to 5 mA			
D407*	DVout/ DVdd	Supply Regulation	_	_	1	mV/V				

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 17.7.3 PROGRAMMABLE LOW VOLTAGE DETECT MODULE (PLVD)

**TABLE 17-16: LOW VOLTAGE DETECT CHARACTERISTICS** 




TABLE 17-17: ELECTRICAL CHARACTERISTICS: PLVD

DC CHAR	RACTERISTICS	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +85°C for Industrial  Operating voltage VDD range as described in DC spec Section 17-1						
Param No.	Characte	Symbol	Min	Тур†	Max	Units	Conditions	
D420*	PLVD Voltage	LV = 0100	VPLVD	2.35	_	2.80	V	1
		LV = 0101		2.55		3.02	V	_
		LV = 0110		2.64		3.14	V	_
		LV = 0111		2.83		3.37	V	_
		LV = 1000		3.11	_	3.71	V	_
		LV = 1001		3.29		3.93	V	_
		LV = 1010		3.39		4.04	V	_
		LV = 1011		3.58		4.26	V	_
		LV = 1100		3.77	_	4.49	V	_
		LV = 1101	1	3.95	_	4.71	V	_
1		LV = 1110	1	4.23	_	5.05	V	_

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

#### 17.7.4 PROGRAMMABLE BROWN-OUT RESET MODULE DC CHARACTERISTICS: PBOR

DC CHA	RACTERISTICS	Standard Operation Operating temperation Operating voltage	ture-40°C ≤	Ta ≤ +85	°C for Inc	dustrial	•	1.
Param No.	Characteristic Symbol Min Typ Max Units Condition							Conditions
D005*	BOR Voltage	BORV<1:0> = 11	VBOR	2.35	_	2.80	V	_
		BORV<1:0> = 10		2.55	_	3.02		_
		BORV<1:0> = 01		3.95	_	4.71		_
		BORV<1:0> = 00		4.23	_	5.05		_

#### TABLE 17-18: ADC CONVERTER CHARACTERISTICS PIC16C781/782

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
A01	NR	Resolution	_	_	8	bits	ADCREF = AVDD = 5.12V, VSS ≤ VAIN ≤ ADCREF
A02	EABS	Absolute Error	_	_	< ±1	LSb	ADCREF = AVDD = 5.12V, VSS ≤ VAIN ≤ ADCREF
			_	_	< ±2	LSb	$ADCREF = AVDD = 3.0V^{(3)}$
A03	INL	Integral Now Linearity Error	_	_	< ±1	LSb	ADCREF = AVDD = 5.12V, VSS ≤ VAIN ≤ ADCREF
			_	_	< ±2	LSb	$ADCREF = AVDD = 3.0V^{(3)}$
A04	DNL	Differential Now Linearity Error	_	_	< ±1	LSb	ADCREF = AVDD = 5.12V, VSS ≤ VAIN ≤ ADCREF
			_	_	< ±2	LSb	$ADCREF = AVDD = 3.0V^{(3)}$
A05	Gn	Gain Error	_	_	< ±1	LSb	ADCREF = AVDD = 5.12V, VSS≤ VAIN ≤ ADCREF
			_	_	< ±2	LSb	$ADCREF = AVDD = 3.0V^{(3)}$
A06	EOFF	Offset Error	_	_	< ±1	LSb	ADCREF = AVDD = 5.12V, VSS ≤ VAIN ≤ ADCREF
			_	_	< ±2	LSb	$ADCREF = AVDD = 3.0V^{(3)}$
A10	_	Monotonicity	_	guaranteed <sup>(4)</sup>		_	Vss ≤ Vain ≤ ADCref
A20	ADCREF	Reference Voltage	3.0V	_	VDD + 0.3	V	_
A25	VAIN	Analog Input Voltage	Vss - 0.3	_	ADCREF	V	_
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10.0	kΩ	_
A40	IADC	ADC Conversion Current (VDD)	_	180	-	μА	Average current consumption when ADC is on. <sup>(1)</sup>
A50	IREF	ADCREF Input Current <sup>(2)</sup>	10	_	1000	μА	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD, see Section 9.3.
			_	_	40	μА	During ADC Conversion cycle.


<sup>\*</sup> These parameters are characterized but not tested.

- 2: ADCREF current is from RA3/AN3/VREF1 pin or AVDD pin, whichever is selected as reference input.
- 3: These specifications apply if ADCREF = 3.0 V and if AVDD ≥ 3.0 V. VAIN must be between Vss and ADCREF.
- 4: The A/D conversion result never decreases with an increase in the Input Voltage and has no missing codes.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When ADC is off, it will not consume any current other than minor leakage current. The power-down current specification (D020A) includes any such leakage from the ADC module.

FIGURE 17-11: ADC CONVERSION TIMING



**TABLE 17-19: ADC CONVERSION REQUIREMENTS** 

Param No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
130	TAD	ADC clock period ADC Internal RC Oscillator Period	PIC16C781/782 PIC16LC781/782	2.0 TBD	4.0 TBD	6.0 TBD	μs μs	ADC RC mode
131	TCNV	Conversion time (not inclu	ding S/H time) <sup>(1)</sup>	_	9.5	_	TAD	
132	TACQ	Acquisition time <sup>(2)</sup>			20	_	μS	
				5*	_	_	μѕ	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 19.5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	Tgo	Q4 to ADC clock start		_	Tosc/2§	_	_	If the ADC clock source is selected as RC, a time of TCY is added before the ADC clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert →	sample time	1.5§	_	_	TAD	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> These specifications ensured by design.

Note 1: ADRES register may be read on the following TcY cycle.

<sup>2:</sup> See Section 13.1 for min. conditions.

NOTES:

# 18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g., outside specified VDD

range.). This is for information only and devices are ensured to operate properly only within the specified range. The data presented in this section is a statistical summary of data collected on units from different lots over a period of time.

Standard deviation is denoted by sigma ( $\sigma$ ).

Typ or Typical represents the mean of the distribution at  $25^{\circ}\text{C}$ .

Max or Maximum represents the mean  $+3\sigma$  over the temperature range of -40°C to 85°C.

Min or Minimum represents the mean -3 $\sigma$  over the temperature range of -40°C to 85°C.

Graphs and Tables are not available at this time.

NOTES:


## 19.0 PACKAGING INFORMATION

# 19.1 Package Marking Information

#### 20-Lead SSOP



#### 20-Lead CERDIP Windowed



#### 20-Lead SOIC



#### 20-Lead PDIP



#### Example



#### Example



#### Example



# Example




Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

@3 Pb-free JEDEC designator for Matte Tin (Sn)
\* This package is Pb-free. The Pb-free JEDEC designator (@3)
can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# 20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging



	Units		INCHES*		MILLIMETERS		
Dimension	Limits	MIN	MOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	Е	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	ф	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

#### Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-150

Drawing No. C04-072


<sup>\*</sup> Controlling Parameter § Significant Characteristic

# 20-Lead CERDIP Windowed

Diagram not available at this time.

# 20-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		N	MILLIMETERS	
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.050			1.27	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59
Overall Length	D	.496	.504	.512	12.60	12.80	13.00
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


<sup>\*</sup> Controlling Parameter § Significant Characteristic

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-013
Drawing No. C04-094

# 20-Lead Plastic Dual In-line (P) - 300 mil (PDIP)

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*			MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		20			20		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32	
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.295	.310	.325	7.49	7.87	8.26	
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60	
Overall Length	D	1.025	1.033	1.040	26.04	26.24	26.42	
Tip to Seating Plane	L	.120	.130	.140	3.05	3.30	3.56	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.055	.060	.065	1.40	1.52	1.65	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-019

<sup>\*</sup> Controlling Parameter § Significant Characteristic

NOTES:

# **INDEX**

A
ADC
Accuracy/Error75
Connection Considerations76
Conversion Time75
Converter Characteristics 164
Effects of a RESET76
Faster Conversion - Lower Resolution Trade-off 75
Flow Chart of ADC Operation77
References76
Transfer Function76
ADC Acquisition Requirements73
ADC Conversion Clock72
ADC Minimum Charging Time73
ADC Operation During SLEEP
Analog Signal Multiplexing Diagram
Analog-to-digital Converter (ADC) Module69
Analog-to-Digital Converter Module
Control Registers70
Assembler
MPASM Assembler
В
Banking, Data Memory17
Block Diagrams
ADC Module69
Auto Calibration Module
Comparator C1 Simplified 90
Comparator C2 Simplified 90
DAC Converter80
Low Voltage Detect
On-Chip Reset Circuit
OPA Module83
PIC16C7815
PIC16C782
PSMC Module in Dual Alternating Output
PWM Mode
PSMC Module in Single Output PSM Mode102
PSMC Module in Single Output PWM Mode99
RA0/AN0/OPA+ Pin27
RA1/AN1/OPA- Pin28
RA2/AN2/VREF2 Pin
RA3/AN3/VREF1 Pin30
RA4/T0CKI Pin31
RA5/MCLR/VPP32
RA6/OSC2/CLKOUT/T1CKI Pin33
RA7/OSC1/CLKIN Pin34
RB0/INT/AN4/VR Pin37
RB1/AN5/VDAC Pin38
RB2/AN6 Pin39
RB3/AN7/OPA Pin40
RB4 Pin41
RB5 Pin42
RB6/C1/PSMC1A <u>Pin</u> 43
RB7/C2/PSMC1B/T1G Pin44
RC Oscillator Mode120
Timer051
Timer0/WDT Prescaler53
TIMER158
Watchdog Timer (WDT)130
Boost LC Switching Power Supply107

BOR	
DC Characteristics1	64
BOR. See Brown-out Reset	
Brown-out Reset (BOR)117, 125, 1	26
Buck Configuration LC Power Supply	
Buck LC Switching Power Supply 1	
С	
C1 Input to PSMC w/DAC as Reference	
C2 Configuration Program	
CALCON Register	84
Calculating the Minimum Required	
Acquisition Time	
Clock Noise	76
Code Examples	
Doing an ADC Conversion	74
Code Protection1	. 17
Comparator C1 Control Register	89
Comparator C2 Configuration With Output	
Synchronized to T1CKI	
Comparator C2 Control Registers	
Comparator C2 Synchronized to T1CKI	
Comparator Configuration	
Comparator Module	
Associated Registers	
Control Registers	
Effects of a RESET	
Output State Versus Input Conditions	
Configuration as OPAMP or Comparator	
Configuration Bits 1	
Configuration of Comparator C1 with DAC	
Configuring the ADC Module	
Configuring the Reference Voltages	
Control Register CM2CON0	
Control Register T1CON	56
D	
DAC Configuration	۰.
DAC Configuration  DAC Module	8
Accuracy/Error	٥,
Associated Registers/Bits	
DAC Transfer Function  Differential Non-Linearity Error	
Effects of a RESET	
Integral Non-Linearity Error	
Monotonicity	
Offset Error	
	0
Data Memory  Bank Select (RP Bits)	4-
Data Memory Organization	
Register File Map	
DC Characteristics	14
PIC16C781/782, PIC16LC781/782	
(Industrial)	4
Development Support	
Digital-to-Analog Converter (DAC) Module	
Control Registers	
Direct Addressing	24

E		SUBLW	
EC Mode	119	SUBWF	
Effect of RESET on Core Registers		SWAPF	139
Summary		XORLW	139
Effects of RESET		XORWF	140
Electrical Characteristics		INT Interrupt (RB0/INT/AN4/VR). See Interrupt Source	S
Errata		INTCON Register	
	3	GIE Bit	19
Examples	0.4	INTE Bit	19
DAC Configuration		INTF Bit	19
OPAMP Calibration Mode Configuration		PEIE Bit	
Peripheral Configuration		RBIE Bit	
PSMC Configuration	109	RBIF Bit	
PSMC Configuration Example for a Buck		TOIE Bit	
Mode Switching Power Supply	111	TOIF Bit	
Window Comparator	97		
External Power-on Reset Circuit	122	Interrupt Sources	
_		RB0/INT Pin, External	
F		TMR0 Overflow5	
Firmware Instructions	133	Interrupts, Context Saving During	129
FSR Register	15	Interrupts, Enable Bits	
		Global Interrupt Enable (GIE Bit)	128
G		Interrupt-on-Change (RB7:RB0) Enable	
General Purpose Register File	12	(RBIE Bit)	129
General Fulpose Register File	13	Interrupts, Flag Bits	
I		Interrupt-on-Change (RB7:RB4) Flag	
LIO Dest Analas (Distal Made	0.5	(RBIF Bit)	129
I/O Port Analog/Digital Mode		TMR0 Overflow Flag (T0IF Bit)	
I/O Ports		Times Gromon Flag (Fon En)	
ICEPIC In-Circuit Emulator		K	
ID Locations		KEELOQ Evaluation and Programming Tools	1/1
In-Circuit Serial Programming (ICSP)		REELOQ EVALUATION AND LOGISHINING TOOLS	14
Indirect Addressing	24	L	
Initialization Condition for All Registers	126		0/
Initializing Timer0	51	Low Power Window Comparator with Interrupt	91
Instruction Format	133	Low Voltage Detect	
Instruction Set	133	Associated Register Summary	
ADDLW	135	Low Voltage Detect Registers	
ADDWF	135	Low Voltage Detect Waveforms	
ANDLW	135	LP, XT and HS Modes	119
ANDWF	135	M	
BCF		<u></u>	
BSF		Master Clear (MCLR)	
BTFSC		MCLR Reset, Normal Operation12	25, 126
BTFSS		MCLR Reset, SLEEP 121, 12	25, 126
CALL		Memory Organization	1 <sup>,</sup>
CLRF		MPLAB C17 and MPLAB C18 C Compilers	14
		MPLAB ICD In-Circuit Debugger	143
CLRW		MPLAB ICE High Performance Universal	
CLRWDT		In-Circuit Emulator with MPLAB IDE	143
COMF		MPLAB Integrated Development	
DECF		Environment Software	14
DECFSZ		MPLINK Object Linker/MPLIB Object Librarian	
GOTO		WIT EINTE OBJECT EINKOMM EID OBJECT EIDIANAM	172
INCF	137	0	
INCFSZ	137	OPA Auto Calibration	0,
IORLW	137	OPA Mark La	8
IORWF	137	OPA Module	
MOVF	138	Associated Registers	
MOVLW		Common Mode Voltage Range	
MOVWF		Effects of a RESET	
NOP		Gain Bandwidth Product	
RETFIE		Input Offset Voltage	
RETLW		Leakage Current	86
RETURN		Open Loop Gain	86
RLF		OPA Offset Voltage	84
RRF		OPCODE Field Descriptions	133
91 FEP	139	Operational Amplifier (OPA) Module	

OPTION_REG Register	F
INTEDG Bit	
PS Bits	
PSA Bit	
RBPU Bit	
T0CS Bit	
T0SE Bit	F
Oscillator Configuration	
CLKOUT120	F
Dual Speed Operation for INTRC Modes120	F
EC119, 123	F
ER	F
HS119, 123	
INTRC119, 123	F
LP119, 123	F
XT	F
Oscillator, WDT	'
Oscillators	
RC, Block Diagram120	F
OTP Program Memory Read	F
OTP Program Memory Read49	г
P	
Package Marking Information169	
Paging, Program Memory	
PCON Register	
BOR Bit	
OSCF Bit	
POR Bit 22	
WDTON Bit	
PICDEM 1 Low Cost PIC MCU	
Demonstration Board	F
PICDEM 17 Demonstration Board	F
PICDEM 2 Low Cost PIC16CXX	F
Demonstration Board	F
PICDEM 3 Low Cost PIC16CXXX	
Demonstration Board	
PICSTART Plus Entry Level	
Development Programmer143	F
Pin Functions	-
	F
AVDD9	F
AVDD	F
	F
AVss9	F
AV\$\$	F
AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8	F
AVSS 9 RA0/AN0/OPA+ 8 RA1/AN1/OPA- 8 RA2/AN2/VREF2 8 RA3/AN3/VREF1 8	F
AVSS	F F F F F
AVSS	F
AVSS	F F F F F
AVSS	F F F F F
AVSS	F F F F
AVSS	F F F F F

PIR1 Register
ADIF Bit21
C1IF Bit21
C2IF Bit
LVDIF Bit
TMR1IF Bit21
PLVD
DC Characteristics
PLVD Example
PMCON1
PMDATH and PMDATL Registers
PMR
Associated Register Summary
Pointer, FSR
PORTA
Associated Register Summary
Initialization
PORTA and the TRISA Register
PORTB
Associated Register Summary
Initialization
Pull-up Enable (RBPU Bit)
RB0/INT Edge Select (INTEDG Bit)
RB0/INT Pin, External
RB7:RB0 Interrupt-on-Change Enable
(RBIE Bit)129
RB7:RB4 Interrupt-on-Change
RB7:RB4 Interrupt-on-Change Flag
(RBIF Bit)129
PORTB and the TRISB Register
PORTB Interrupt-on-Change
PORTB Weak Pull-up
Postscaler, WDT
Assignment (PSA Bit)
Rate Select (PS Bits)
Switching Between Timer0 and WDT
Power-down Mode. See SLEEP
Power-on Reset (POR)
Oscillator Start-up Timer (OST)
Power Control (PCON) Register
Power-on Reset Circuit, External
Power-up Timer (PWRT)
Time-out (TO Bit)
Time-out Sequence
Time-out Sequence on Power-up
Prescaler, Timer0
Assignment (PSA Bit)
Rate Select (PS Bits)
Switching Between Timer0 and WDT52
Prescaler, Timer1
Select (T1CKPS1:T1CKPS0 Bits) 57
Select (T1CKPS1:T1CKPS0 Bits)
PRO MATE II Universal Device Programmer
PRO MATE II Universal Device Programmer
PRO MATE II Universal Device Programmer       143         Program       47         Program Counter       PCL Register       23
PRO MATE II Universal Device Programmer       143         Program       47         Program Counter       PCL Register       23         PCLATH Register       23, 129
PRO MATE II Universal Device Programmer       143         Program       47         Program Counter       23         PCL Register       23         PCLATH Register       23, 129         Reset Conditions       125
PRO MATE II Universal Device Programmer       143         Program       47         Program Counter       23         PCL Register       23, 129         Reset Conditions       125         Program Memory
PRO MATE II Universal Device Programmer       143         Program       47         Program Counter       23         PCL Register       23, 129         Reset Conditions       125         Program Memory       23         Paging       23
PRO MATE II Universal Device Programmer       143         Program       47         Program Counter       23         PCL Register       23, 129         Reset Conditions       125         Program Memory       23         Program Memory Map and Stack       23
PRO MATE II Universal Device Programmer       143         Program       47         Program Counter       23         PCL Register       23, 129         Reset Conditions       125         Program Memory       23         Paging       23

Program Memory Read (PMR)	47	Timer1 Control Register (T1CON)	57
Program Memory Read Cycle Execution		Voltage Reference Control Register (REFCON)	
Programmable Brown-out Reset (PBOR)	121, 122	Weak Pull-up PORTB	36
Programmable Low Voltage Detect		Registers Associated with VR	61
Module (PLVD)	63	Registers/Bits Associated with ADC	77
Control Register	63	Reset	121
Effects of a RESET		Brown-out Reset (BOR). See Brown-out Reset	(BOR)
Operation	64	Power-on Reset (POR). See Power-on Reset (	POR)
Operation During SLEEP		Reset Conditions for PCON Register	
Programmable Switch Mode Controller (PSMC)		Reset Conditions for Program Counter	
Programming C1 for PSMC Feedback		Reset Conditions for STATUS Register	
Programming, Device Instructions		WDT Reset. See Watchdog Timer (WDT)	
PSMC			
Associated Registers	115	S	
Configuration		Setting up the PLVD Module	65
Control Registers		Single or Dual Output	
Effects of SLEEP and RESET		SLEEP117,	
PSMC1A Operation in PSM Mode Using		Slope Compensation	
C1 Comparator Only	102	Slope Compensation (SC) Switch Operation	
PSMC1A Output Sequence in PSM Mode	102	Software Simulator (MPLAB SIM)	
Using C1 and C2 Comparators	103	Special Features of the CPU	
PSMC1A Output Sequence in PWM Mode	100	Special Function Registers	
Using C1 and C2 Comparators	101	ADCON0 Register	
PSMC1A Output Sequence in PWM Mode	101	ADCON1 Register	
Using C1 Comparator Only	100	ADRES Register	
PSMCCON0 Register		ANSEL Register	
PSMCCON0 Register		CALCON Register	
•			
Pulse Skip Modulation (PSM)		CM1CON0 Register	
Pulse Width Modulation (PWM)	99	CM2CON1 Register	
R		CM2CON1 Register	
	50	DAC Register	
Read with Code Protect Set		DACON0 Register	
Reading the EPROM Program Memory	49	FSR Register 1	
Registers		INDF Register	
ADC Control Register (ADCON1)		INTCON Register13, 1	
ADC Control Register 0 (ADCON0)		IOCB Register	
ADC Result Register (ADRES)		LVDCON Register	
Analog Select		OPACON Register	
Calibration Control Register (CALCON)	85	OPTION_REG Register	
Comparator C1 Control Register0		PCL Register 13, 1	
(CM1CON0)	91	PCLATH Register 13, 1	
Comparator C2 Control Register0		PCON Register	
(CM2CON0)	93	PIE1 Register	
Comparator C2 Control Register1		PIR1 Register	
(CM2CON1)	94	PMADRH Register	
Digital-to-Analog Converter Control Register0		PMADRL Register	
(DACON)		PMCON1 Register	
Digital-to-Analog Converter Register (DAC)		PMDATH Register	15
INTCON		PMDATL Register	
Interrupt-on-Change PORTB	36	PORTA Register	
OPAMP Control Register (OPACON)	84	PORTB Register	13, 15
OPTION_REG		PSMCCON0 Register	15
PCON	22	PSMCCON1 Register	
PIE1	20	REFCON Register	14
Program memory Address High (PMADRH)	48	STATUS Register13, 1	4, 15, 16
Program Memory Address Low (PMADRL)		Summary	13
Program memory Data High (PMDATH)		T1CON Register	
Program Memory Data Low (PMDATL)	48	TMR0 Register	13, 15
Program Memory Read Control Register 1		TMR1H Register	
(PMCON1)	47	TMR1L Register	
Programmable Low Voltage Detect Register		TRISA Register	
(LVDCON)	66	TRISB Register	
PSMC Control Register0 (PSMCCON0)		WPUB Register	
PSMC Control Register1 (PSMCCON1)		Stack	
STATUS		STATUS Register	
		•	

C Bit17
DC Bit17
IRP Bit17
PD Bit17
RP Bits 17
TO Bit
Zero Bit
Zeio bit 17
T
-
T1CON Register
T1CKPS1:T1CKPS0 Bits57
T1OSCEN Bit57
TMR1CS Bit57
TMR1ON Bit57
TAD vs. Device Operating Frequencies72
Timer051
Associated Registers53
Clock Source Edge Select (T0SE Bit)
Clock Source Select (TOCS Bit)
Overflow Flag (T0IF Bit)129
Overflow Interrupt52, 129
Prescaler. See Prescaler, Timer0
Timer0 Module51
Timer0 Operation51
Timer1
Associated Registers Summary59
Clock Source Select (TMR1CS Bit)57
Effects of a RESET
Module On/Off (TMR1ON Bit)
Oscillator Enable (T1OSCEN Bit)
Timer1 Incrementing Edge
Timer1 Initialization
Timer1 Interrupt59
Timer1 Module Timer/Counter 55
Timer1 Module with Gate Control55
Timer1 Operation
Timer1 Oscillator for the PIC16C781/78259
Timing Diagrams
ADC Conversion165
Brown-out Reset154
CLKOUT and I/O
External Clock
External Clock Timing
RESET, Watchdog Timer, Oscillator Start-up Timer
and Power-up Timer154
Time-out Sequence on Power-up
Timer0
Timer0 and Timer1 External Clock156
Timer1156
Wake-up from SLEEP via Interrupt132
TRISA, ANSEL, and Control Precedence26
TRISB, ANSEL, and Control Precedence36
Typical Low Voltage Detect Application63

V	
Voltage Reference Module Effects of a RESET	6
Voltage Reference Module (VR)	
W	
W Register	
Wake-up from SLEEP	117, 13 <sup>,</sup>
Interrupts	125, 126
MCLR Reset	120
Timing Diagram	13
WDT Reset	
Watchdog Timer	
Associated Register Summary	130
Watchdog Timer (WDT)	
Enable (WDTE Bit)	129
Postscaler, See Postscaler, WDT	
Programming Considerations	129
RC Oscillator	
Time-out Period	129
WDT Reset, Normal Operation	121, 125, 126
WDT Reset, SLEEP	
Window Comparator with Interrupt	
WWW, On-Line Support	

NOTES:

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

RE:	· ·	Total Pages Sent
Fro	m: Name	
	Company	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
App	lication (optional):	
Wo	uld you like a reply?YN	
Dev	ice:	Literature Number: DS41171B
Que	estions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware an	nd software development needs?
3.	Do you find the organization of this document ea	asy to follow? If not, why?
4.	What additions to the document do you think wo	ould enhance the structure and subject?
5.	What deletions from the document could be made	de without affecting the overall usefulness?
6	Le thore any incorrect or migles ding information	(what and where)?
0.	Is there any incorrect or misleading information	what and where):
7.	How would you improve this document?	

# PIC16C781/782 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x /xx xxx	Examples:
Device	Temperature Package Pattern Range	a) PIC16C781-I/P Industrial Temp.,     Plastic DIP package,     normal VDD limits
Device	PIC16C781: VDD range 4.0V-5.5V PIC16C781T: VDD range 4.0V-5.5V (Tape and Rec PIC16LC781: VDD range 2.7V-5.5V PIC16LC781T: VDD range 2.7V-5.5V (Tape and Re	c) PIC16C781-I/SOT Industrial Temp.,
Temperature Range	I = -40°C to +85°C	SOIC package, Tape and Reel, normal VDD limits
Package	SO         =         SOIC           SS         =         SSOP           P         =         PDIP           JW         =         Windowed CERDIP	
Pattern	QTP, SQTP, ROM Code (factory specified) or Special Requirements . Blank for OTP and Windowed devices.	

<sup>\*</sup> JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

### **Sales and Support**

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)

NOTES:

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Tradomarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.


Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICWorks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2001-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 9781620769706

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

= ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELO® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**Preliminary** 



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431 **Australia - Sydney** 

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300

Fax: 86-27-5980-5118 China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130 **China - Zhuhai** 

Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859 **Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

**EUROPE** 

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0

Fax: 49-89-627-144-44 Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12