

# 8-Pin Flash, 8-Bit Microcontrollers

#### High-Performance RISC CPU:

- · C Compiler Optimized Architecture
- Only 49 Instructions
- 2K Words Linear Program Memory Addressing
- · 256 bytes Linear Data Memory Addressing
- · Operating Speed:
  - DC 32 MHz clock input
  - DC 125 ns instruction cycle
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
  - Two full 16-bit File Select Registers (FSRs)
  - FSRs can read program and data memory

#### Flexible Oscillator Structure:

- 16 MHz Internal Oscillator Block:
  - Factory calibrated to ±1%, typical
  - Software selectable frequency range from 32 MHz to 31 kHz
- 4x Phase-Lock Loop (PLL), usable with 16 MHz internal oscillator
- Allows 32 MHz software selectable clock frequency
- 31 kHz Low-Power Internal Oscillator
- · Three External Clock modes up to 20 MHz

## **Special Microcontroller Features:**

- Operating Voltage Range:
- 1.8V to 3.6V
- Self-Programmable under Software Control
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Programmable Low-Power Brown-Out Reset (LPBOR)
- Extended Watchdog Timer (WDT):
  - Programmable period from 1 ms to 256s
- Programmable Code Protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- · Power-Saving Sleep mode:
- Low-Power Sleep mode
- Low-Power BOR (LPBOR)
- Integrated Temperature Indicator
- 128 Bytes High-Endurance Flash:
  - 100,000 write Flash endurance (minimum)

### Low-Power Features:

- Standby Current:
- 20 nA @ 1.8V, typical
- Watchdog Timer Current:
   200 nA @ 1.8V, typical
- Operating Current:
  - 30 μA/MHz @ 1.8V, typical

## **Peripheral Features:**

- Analog-to-Digital Converter (ADC):
  - 10-bit resolution
  - 5 external channels
  - 2 internal channels:
    - Fixed Voltage Reference
    - Temperature Indicator channel
  - Auto acquisition capability
  - Conversion available during Sleep
  - Special Event Triggers
- · Hardware Capacitive Voltage Divider (CVD)
  - Double sample conversions
  - Two sets of result registers
  - Inverted acquisition
  - 7-bit pre-charge timer
  - 7-bit acquisition timer
  - Two guard ring output drives
  - Adjustable sample and hold capacitor array
- · Voltage Reference module:
  - Fixed Voltage Reference (FVR) with 1.024V and 2.048V output levels
- 6 I/O Pins (1 Input-only Pin):
  - High current sink/source 25 mA/25 mA
  - Individually programmable weak pull-ups
  - Individually programmable interrupt-on-change (IOC) pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Master Synchronous Serial Port (MSSP) with SPI and I<sup>2</sup>C<sup>™</sup> with:
  - 7-bit address masking
  - SMBus/PMBus<sup>™</sup> compatibility

## PIC12LF1552 Family Types Table

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	I/O'S <sup>(2)</sup>	10-bit ADC (ch)	Timers (8-bit)	MSSP (I <sup>2</sup> C™/SPI)	Debug <sup>(1)</sup>
PIC12LF1552	(1)	2048	256	6	5	1	1	N/A

Note 1: Not available.


2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

1: DS40001674 PIC12LF1552 Data Sheet, 8-Pin Flash, 8-bit Microcontrollers.

**Note:** For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

#### FIGURE 1: 8-PIN PDIP, SOIC, MSOP, UDFN



<u>0</u>	8-Pin PDIP/SOIC/MSOP/UDFN	ADC/Hardware CVD	Reference	Timer	MSSP	Interrupt	dU-IIn4	Basic		
RA0	7	AN0			SDO <sup>(1)</sup> SS <sup>(2)</sup>	IOC	Y	ICSPDAT		
RA1	6	AN1	VREF+		SCK SCL	IOC	Y	ICSPCLK		
RA2	5	AN2 ADOUT	-	TOCKI	SDI <sup>(1)</sup> SDA <sup>(1)</sup>	INT IOC	Y	—		
RA3	4	_	—	—	<u>SS</u> (1) SDA <sup>(2)</sup> SDI <sup>(2)</sup>	IOC	Y	MCLR Vpp		
RA4	3	AN3 ADGRDA	_	_	SDO <sup>(2)</sup>	IOC	Y	CLKOUT		
RA5	2	AN4 ADGRDB	—	—		IOC	Y	CLKIN		
Vdd	1		_		—	_	_	Vdd		
Vss	8		_			—	—	Vss		
Note 4. Default location for participant in function. Alternate location can be calculated using the ADECON register										

#### TABLE 1: 8-PIN ALLOCATION TABLE

Note 1: Default location for peripheral pin function. Alternate location can be selected using the APFCON register.

2: Alternate location for peripheral pin function selected by the APFCON register.

#### **Table of Contents**

1.0	Device Overview	5
2.0	Enhanced Mid-Range CPU	
	· · · · · · · · · · · · · · · · · · ·	
3.0	Memory Organization	
4.0	Device Configuration	
5.0	Oscillator Module	
6.0	Resets	
7.0	Interrupts	
8.0	Power-down Mode (Sleep)	63
9.0	Watchdog Timer (WDT)	65
10.0	Flash Program Memory Control	69
11.0	I/O Ports	85
12.0	Interrupt-on-Change	91
13.0	Fixed Voltage Reference (FVR)	95
14.0	Temperature Indicator Module	97
15.0	Analog-to-Digital Converter (ADC) Module	99
16.0	Hardware Capacitive Voltage Divider (CVD) Module	112
17.0	Timer0 Module	131
18.0	Master Synchronous Serial Port Module	134
19.0	In-Circuit Serial Programming™ (ICSP™)	186
20.0	Instruction Set Summary	
21.0	Electrical Specifications	202
22.0	DC and AC Characteristics Graphs and Charts	219
23.0	Development Support	234
24.0	Packaging Information	238
	Alicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	uct Identification System	

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# 1.0 DEVICE OVERVIEW


The PIC12LF1552 are described within this data sheet. They are available in 8-pin packages. Figure 1-1 shows a block diagram of the PIC12LF1552 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

#### TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC12LF1552
Analog-to-Digital Converter (ADC)	•	
Hardware Capacitor Voltage Divid	•	
Fixed Voltage Reference (FVR)	•	
Temperature Indicator	•	
Master Synchronous Serial Ports		
	•	
Timers		
	Timer0	•





Name	Function	Input Type	Output Type	Description
RA0/AN0/SDO <sup>(1)</sup> /SS <sup>(2)</sup> /	RA0	TTL	CMOS	General purpose I/O.
ICSPDAT	AN0	AN	—	ADC Channel input.
	SDO	_	CMOS	SPI data output.
	SS	ST	—	Slave Select input.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/VREF+/SCK/SCL/	RA1	TTL	CMOS	General purpose I/O.
ICSPCLK	AN1	AN	_	ADC Channel input.
	VREF+	AN	_	ADC Positive Voltage Reference input.
	SCK	ST	CMOS	SPI clock.
	SCL	l <sup>2</sup> C	OD	l <sup>2</sup> C™ clock.
	ICSPCLK	ST	—	ICSP™ Programming Clock.
RA2/AN2/ADOUT/T0CKI/	RA2	ST	CMOS	General purpose I/O.
SDI <sup>(1)</sup> /SDA <sup>(1)</sup> /INT	AN2	AN	—	ADC Channel input.
	ADOUT	CMOS	—	ADC with CVD output.
	TOCKI	ST	—	Timer0 clock input.
	SDI	ST		SPI data input.
	SDA	l <sup>2</sup> C	OD	l <sup>2</sup> C™ data input/output.
	INT	ST	_	External interrupt.
RA3/MCLR/VPP/SS <sup>(1)</sup> /SDI <sup>(2)</sup> /	RA3	TTL		General purpose input.
SDA <sup>(2)</sup>	MCLR	ST		Master Clear with internal pull-up.
	Vpp	HV	_	Programming voltage.
	SS	ST		Slave Select input.
	SDI	ST		SPI data input.
	SDA	l <sup>2</sup> C	OD	I <sup>2</sup> C™ data input/output.
RA4/AN3/SDO <sup>(2)</sup> /CLKOUT/	RA4	TTL	CMOS	General purpose I/O.
ADGRDA	AN3	AN	_	ADC Channel input.
	SDO		CMOS	SPI data output.
	CLKOUT	_	CMOS	Fosc/4 output.
	ADGRDA		CMOS	Guard ring output A.
RA5/AN4/CLKIN/ADGRDB	RA5	TTL	CMOS	General purpose I/O.
	AN4	AN		ADC Channel input.
	CLKIN	CMOS	_	External clock input (EC mode).
	ADGRDB	—	CMOS	Guard ring output B.
Vdd	Vdd	Power	—	Positive supply.
Vss	Vss	Power	—	Ground reference.

TABLE 1-2: PIC12LF1552 PINOUT DESCRIPTION

Legend:AN = Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels $I^2C^{TM}$ = Schmitt Trigger input with  $I^2C$ HV = High VoltageXTAL= Crystallevels

Note 1: Default location for peripheral pin function. Alternate location can be selected using the APFCON register.


2: Alternate location for peripheral pin function selected by the APFCON register.

# 2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

## FIGURE 2-1: CORE BLOCK DIAGRAM

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set



### 2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

#### 2.2 16-Level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register and, if enabled, will cause a software Reset. See section **Section 3.5** "**Stack**" for more details.

# 2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.6 "Indirect Addressing**" for more details.

## 2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 20.0 "Instruction Set Summary**" for more details.

# 3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
  - Configuration Words
  - Device ID
  - User ID
  - Flash Program Memory
- Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM
  - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

# 3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a  $32K \times 14$  program memory space. Table 3-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 3-1).

## TABLE 3-1:DEVICE SIZES AND ADDRESSES

Device	Program Memory	Last Program Memory	High-Endurance Flash
	Space (Words)	Address	Memory Address Range <sup>(1)</sup>
PIC12LF1552	2,048	07FFh	0780h-07FFh

**Note 1:** High-endurance Flash applies to the low byte of each address in the range.

FIGURE 3-1.	AND STACK FOR PIC12LF1552	
RETUR	PC<14:0> L, CALLW N, RETLW ot, RETFIE Stack Level 0 Stack Level 1 Stack Level 15	
	Reset Vector	0000h 0004h
On-chip Program Memory	Page 0	000411 0005h 7FFFh 0800h
	Rollover to Page 0	
	Rollover to Page 0	7FFFh

**PROGRAM MEMORY MAP** 

FIGURE 3-1:

# 3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF	CODE
MOVLW	DATA INDEX
call consta	-
Cail CONSta	1165
	TANT IS IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

### 3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The High directive will set bit<7> if a label points to a location in program memory.

### EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants
RETLW DATAO ;Index0 data
RETLW DATA1 ;Index1 data
RETLW DATA2
RETLW DATA3
my_function
; LOTS OF CODE
MOVLW LOW constants
MOVWF FSR1L
MOVLW HIGH constants
MOVWF FSR1H
MOVIW 0[FSR1]
;THE PROGRAM MEMORY IS IN W

## 3.2 Data Memory Organization

The data memory is partitioned into 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-2):

- 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.6 "Indirect Addressing" for more information.

Data memory uses a 12-bit address. The upper seven bits of the address define the Bank address and the lower five bits select the registers/RAM in that bank.

### 3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-5.

TABLE 3-2: CORE REGISTERS

Addresses	BANKx
x00h or x80h	INDF0
x01h or x81h	INDF1
x02h or x82h	PCL
x03h or x83h	STATUS
x04h or x84h	FSR0L
x05h or x85h	FSR0H
x06h or x86h	FSR1L
x07h or x87h	FSR1H
x08h or x88h	BSR
x09h or x89h	WREG
x0Ah or x8Ah	PCLATH
0Bh or x8Bh	INTCON

#### 3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- · the Reset status

**REGISTER 3-1:** 

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

STATUS: STATUS REGISTER

#### 3.3 Register Definitions: Status

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 20.0 "Instruction Set Summary").

Note 1: The <u>C</u> and <u>DC</u> bits operate as Borrow and <u>Digit</u> Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u				
_	—	—	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>				
bit 7											
F											
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
u = Bit is unch	hanged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is clea	ared	q = Value de	pends on conditi	on					
bit 7-5 bit 4	<b>TO:</b> Time-Out 1 = After pow 0 = A WDT tir	er-up, CLRWDT me-out occurre	instruction or	SLEEP instruc	tion						
bit 3	PD: Power-Down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction										
bit 2	Z: Zero bit										
	<ul> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The result of an arithmetic or logic operation is not zero</li> </ul>										
bit 1	DC: Digit Car	ry/Digit Borrow	bit (ADDWF, A	DDLW, SUBLW,	SUBWF instruction	ons) <sup>(1)</sup>					
	<ul> <li>1 = A carry-out from the 4th low-order bit of the result occurred</li> <li>0 = No carry-out from the 4th low-order bit of the result</li> </ul>										

- bit 0 C: Carry/Borrow bit<sup>(1)</sup> (ADDWF, ADDLW, SUBLW, SUBWF instructions)<sup>(1)</sup>
  - 1 = A carry-out from the Most Significant bit of the result occurred
    - 0 = No carry-out from the Most Significant bit of the result occurred
- **Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

### 3.3.1 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

#### 3.3.2 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).


#### 3.3.2.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.6.2** "Linear Data Memory" for more information.

#### 3.3.3 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

#### FIGURE 3-2: BANKED MEMORY PARTITIONING



#### 3.3.4 DEVICE MEMORY MAPS

The memory maps for PIC12LF1552 are as shown in Table 3-3.

#### **TABLE 3-3**: PIC12LF1552 MEMORY MAP

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	Core Registers (Table 3-2)	080h	Core Registers (Table 3-2)	100h	Core Registers (Table 3-2)	180h	Core Registers (Table 3-2)	200h	Core Registers (Table 3-2)	280h	Core Registers (Table 3-2)	300h	Core Registers (Table 3-2)	380h	Core Registers (Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	_	30Ch	_	38Ch	_
00Dh	—	08Dh	_	10Dh	—	18Dh	_	20Dh	—	28Dh	—	30Dh	—	38Dh	—
00Eh	—	08Eh	_	10Eh	—	18Eh	—	20Eh	—	28Eh	—	30Eh	—	38Eh	_
00Fh	—	08Fh	—	10Fh	—	18Fh	—	20Fh	—	28Fh	—	30Fh	—	38Fh	—
010h	_	090h	—	110h	_	190h	—	210h	—	290h	_	310h	—	390h	—
011h	PIR1	091h	PIE1	111h	_	191h	PMADRL	211h	SSPBUF	291h	_	311h	_	391h	IOCAP
012h	PIR2	092h	PIE2	112h	_	192h	PMADRH	212h	SSPADD	292h	_	312h	_	392h	IOCAN
013h	—	093h	—	113h	—	193h	PMDATL	213h	SSPMSK	293h	—	313h	—	393h	IOCAF
014h	—	094h	—	114h	—	194h	PMDATH	214h	SSPSTAT	294h	—	314h	—	394h	—
015h	TMR0	095h	OPTION_REG	115h	—	195h	PMCON1	215h	SSPCON1	295h	—	315h	—	395h	_
016h	—	096h	PCON	116h	BORCON	196h	PMCON2	216h	SSPCON2	296h	—	316h	—	396h	_
017h	—	097h	WDTCON	117h	FVRCON	197h	_	217h	SSPCON3	297h	—	317h	—	397h	—
018h	_	098h	-	118h	_	198h	—	218h	-	298h	_	318h	-	398h	—
019h	_	099h	OSCCON	119h	_	199h	—	219h	—	299h	—	319h	-	399h	—
01Ah	_	09Ah	OSCSTAT	11Ah	_	19Ah	—	21Ah	—	29Ah	_	31Ah	-	39Ah	—
01Bh	_	09Bh	ADRESL <sup>(1)</sup>	11Bh	—	19Bh	_	21Bh	—	29Bh	—	31Bh	_	39Bh	
01Ch	_	09Ch	ADRESH <sup>(1)</sup>	11Ch	—	19Ch	_	21Ch	—	29Ch	—	31Ch	_	39Ch	
01Dh	_	09Dh	ADCON0 <sup>(1)</sup>	11Dh	APFCON	19Dh	_	21Dh	_	29Dh	_	31Dh	_	39Dh	_
01Eh	_	09Eh	ADCON1 <sup>(1)</sup>	11Eh	_	19Eh	_	21Eh	—	29Eh	_	31Eh	_	39Eh	_
01Fh		09Fh	ADCON2 <sup>(1)</sup>	11Fh	_	19Fh	_	21Fh	_	29Fh	_	31Fh	_	39Fh	
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
	General Purpose Register 48 Bytes	0EFh	General Purpose Register 80 Bytes	16Fh	General Purpose Register 80 Bytes	1EFh	Unimplemented Read as '0'	26Fh	Unimplemented Read as '0'	2EFh	Unimplemented Read as '0'	36Fh	Unimplemented Read as '0'	3EFh	Unimplemented Read as '0'
07Fh		0F0h 0FFh	Common RAM (Accesses 70h – 7Fh)	170h 17Fh	Common RAM (Accesses 70h – 7Fh)	1F0h 1FFh	Accesses 70h – 7Fh	270h 27Fh	Accesses 70h – 7Fh	2F0h 2FFh	Accesses 70h – 7Fh	370h 37Fh	Accesses 70h – 7Fh	3F0h 3FFh	Accesses 70h – 7Fh

 Legend:
 = Unimplemented data memory locations, read as '0'

 Note
 1:
 These ADC registers are the same as the registers in Bank 14.

	BANK 8		BANK 9		BANK 10		, BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	Core Registers (Table 3-2)	480h	Core Registers (Table 3-2)	500h	Core Registers (Table 3-2)	580h	Core Registers (Table 3-2)	600h	Core Registers (Table 3-2)	680h	Core Registers (Table 3-2)	700h	Core Registers (Table 3-2)	780h	Core Registers (Table 3-2)
40Bh		48Bh		50Bh		58Bh		60Bh		68Bh		70Bh		78Bh	
40Ch	_	48Ch	_	50Ch	_	58Ch		60Ch	_	68Ch	_	70Ch	—	78Ch	_
40Dh	_	48Dh	_	50Dh	_	58Dh	—	60Dh	—	68Dh	_	70Dh	_	78Dh	—
40Eh	—	48Eh	—	50Eh	—	58Eh	—	60Eh	—	68Eh		70Eh	—	78Eh	—
40Fh	—	48Fh		50Fh	_	58Fh	_	60Fh	_	68Fh	_	70Fh	_	78Fh	—
410h	_	490h		510h		590h		610h	_	690h		710h		790h	_
411h	—	491h	—	511h	—	591h	—	611h	—	691h		711h	AADCON0 <sup>(1)</sup>	791h	—
412h	_	492h		512h		592h		612h	_	692h	_	712h	AADCON1 <sup>(1)</sup>	792h	_
413h	_	493h	_	513h	—	593h	_	613h	_	693h	_	713h	AADCON2 <sup>(1)</sup>	793h	_
414h	—	494h		514h	—	594h		614h	_	694h	—	714h	AADCON3	794h	—
415h	_	495h	_	515h	—	595h	_	615h	_	695h	—	715h	AADSTAT	795h	—
416h	—	496h	—	516h	—	596h	—	616h	—	696h	—	716h	AADPRE	796h	—
417h	_	497h		517h	_	597h		617h	_	697h		717h	AADACQ	797h	—
418h	—	498h	—	518h	—	598h	—	618h	—	698h		718h	AADGRD	798h	—
419h	_	499h	_	519h		599h	_	619h	_	699h	—	719h	AADCAP	799h	—
41Ah	_	49Ah		51Ah		59Ah		61Ah	_	69Ah	_	71Ah	AADRES0L <sup>(1)</sup>	79Ah	_
41Bh	—	49Bh	_	51Bh	—	59Bh	—	61Bh	—	69Bh	—	71Bh	AADRES0H <sup>(1)</sup>	79Bh	—
41Ch	—	49Ch		51Ch	—	59Ch		61Ch	_	69Ch	—	71Ch	AADRES1L	79Ch	—
41Dh	—	49Dh	—	51Dh	—	59Dh	—	61Dh	—	69Dh	—	71Dh	AADRES1H	79Dh	—
41Eh	—	49Eh	—	51Eh	—	59Eh	—	61Eh	—	69Eh	—	71Eh	—	79Eh	—
41Fh	—	49Fh		51Fh	_	59Fh	_	61Fh	—	69Fh	_	71Fh	_	79Fh	_
420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
	Unimplemented Read as '0'														
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses 70h – 7Fh														
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	
	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h		880h		900h		980h		A00h		A80h		B00h		B80h	
	Core Registers (Table 3-2)														
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	
80Ch	Unimplemented Read as '0'	88Ch	Unimplemented Read as '0'	90Ch	Unimplemented Read as '0'	98Ch	Unimplemented Read as '0'	A0Ch	Unimplemented Read as '0'	A8Ch	Unimplemented Read as '0'	B0Ch	Unimplemented Read as '0'	B8Ch	Unimplemented Read as '0'
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h		8F0h		970h		9F0h		A70h		AF0h		B70h		BF0h	
	A		A	1 1	A		A	I	A		A		A	I	1.0000000

9FFh

Accesses

70h – 7Fh

A7Fh

Accesses

70h – 7Fh

AFFh

Accesses

70h – 7Fh

BFFh

Accesses

70h – 7Fh

B7Fh

Accesses

70h – 7Fh

Accesses

70h – 7Fh

#### **TABLE 3-3**: PIC12LF1552 MEMORY MAP (CONTINUED)

Legend: = Unimplemented data memory locations, read as '0'

8FFh

**Note 1:** These ADC registers are the same as the registers in Bank 1.

Accesses

70h – 7Fh

97Fh

87Fh

Accesses

70h – 7Fh

**PIC12LF1552** 

#### **TABLE 3-3:** PIC12LF1552 MEMORY MAP (CONTINUED)

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	Core Registers (Table 3-2)	C80h	Core Registers (Table 3-2)	D00h	Core Registers (Table 3-2)	D80h	Core Registers (Table 3-2)	E00h	Core Registers (Table 3-2)	E80h	Core Registers (Table 3-2)	F00h	Core Registers (Table 3-2)	F80h	Core Registers (Table 3-2)
C0Bh		C8Bh		D0Bh		D8Bh		E0Bh		E8Bh		F0Bh		F8Bh	
C0Ch	—	C8Ch	_	D0Ch	—	D8Ch		E0Ch	_	E8Ch	_	F0Ch	_	F8Ch	
C0Dh	_	C8Dh	—	D0Dh	_	D8Dh	_	E0Dh	—	E8Dh	_	F0Dh	_	F8Dh	
C0Eh	_	C8Eh	—	D0Eh	_	D8Eh	_	E0Eh	—	E8Eh	_	F0Eh	_	F8Eh	
C0Fh	—	C8Fh	—	D0Fh	—	D8Fh	_	E0Fh	—	E8Fh	—	F0Fh	_	F8Fh	
C10h	—	C90h	_	D10h	—	D90h		E10h	-	E90h	—	F10h	_	F90h	
C11h	—	C91h	—	D11h	—	D91h	_	E11h	—	E91h	—	F11h	_	F91h	
C12h	—	C92h	_	D12h	—	D92h		E12h	_	E92h	_	F12h	_	F92h	
C13h	—	C93h	_	D13h	—	D93h		E13h		E93h	_	F13h	_	F93h	
C14h	—	C94h	_	D14h	—	D94h		E14h	-	E94h	—	F14h	_	F94h	
C15h	—	C95h	_	D15h	—	D95h		E15h	-	E95h	—	F15h	_	F95h	
C16h	_	C96h	-	D16h	—	D96h	_	E16h	_	E96h	—	F16h	—	F96h	
C17h	—	C97h	_	D17h	—	D97h		E17h		E97h	_	F17h	_	F97h	See Table 3-4 for
C18h	—	C98h	_	D18h	—	D98h		E18h		E98h	_	F18h	_	F98h	register mapping
C19h	—	C99h	_	D19h	—	D99h		E19h		E99h	_	F19h	_	F99h	details
C1Ah	—	C9Ah	_	D1Ah	—	D9Ah		E1Ah		E9Ah	_	F1Ah	—	F9Ah	
C1Bh	—	C9Bh	_	D1Bh	—	D9Bh		E1Bh		E9Bh	_	F1Bh	—	F9Bh	
C1Ch	—	C9Ch	—	D1Ch	—	D9Ch	—	E1Ch	—	E9Ch	—	F1Ch	—	F9Ch	
C1Dh	—	C9Dh	—	D1Dh	—	D9Dh	_	E1Dh	—	E9Dh	—	F1Dh	—	F9Dh	
C1Eh	—	C9Eh	_	D1Eh	—	D9Eh		E1Eh		E9Eh	_	F1Eh	_	F9Eh	
C1Fh	—	C9Fh	_	D1Fh	—	D9Fh		E1Fh		E9Fh	_	F1Fh	_	F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented Read as '0'														
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
	Accesses 70h – 7Fh														
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

 Legend:
 = Unimplemented data memory locations, read as '0'

 Note
 1:
 These ADC registers are the same as the registers in Bank 1.

# TABLE 3-4:PIC12LF1552 MEMORY MAP<br/>DETAIL (BANK 31)

	Bank 31	
F8Ch		
FE3h	Unimplemented Read as '0'	
FE4h	STATUS_SHAD	
FE5h	WREG_SHAD	
FE6h	BSR_SHAD	
FE7h	PCLATH_SHAD	
FE8h	FSR0L_SHAD	
FE9h	FSR0H_SHAD	
FEAh	FSR1L_SHAD	
FEBh	FSR1H_SHAD	
FECh	_	
FEDh	STKPTR	
FEEh	TOSL	
FEFh	TOSH	
	= Unimplemented data r ad as '0'.	nemory locations,

# 3.3.5 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-5 can be addressed from any Bank.

	1									1	1
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	0-31										
x00h or x80h	INDF0	0	this location ical register)	uses conte	nts of FSR0H	/FSR0L to a	ddress data i	memory		XXXX XXXX	uuuu uuuu
x01h or x81h	INDF1		this location ical register)		nts of FSR1H	/FSR1L to a	ddress data i	memory		xxxx xxxx	uuuu uuuu
x02h or x82h	PCL	Program Co	ounter (PC) I	Least Signifi	cant Byte			0000 0000	0000 0000		
x03h or x83h	STATUS	-	TO PD Z DC								q quuu
x04h or x84h	FSR0L	Indirect Dat	a Memory A	ddress 0 Lo		0000 0000	uuuu uuuu				
x05h or x85h	FSR0H	Indirect Dat	a Memory A	ddress 0 Hig	gh Pointer					0000 0000	0000 0000
x06h or x86h	FSR1L	Indirect Dat	a Memory A	ddress 1 Lo	w Pointer					0000 0000	uuuu uuuu
x07h or x87h	FSR1H	Indirect Dat	a Memory A	ddress 1 Hiç	gh Pointer					0000 0000	0000 0000
x08h or x88h	BSR	_					BSR<4:0>			0 0000	0 0000
x09h or x89h	WREG	Working Re	/orking Register								uuuu uuuu
x0Ahor x8Ah	PCLATH	—	Write Buffer for the upper 7 bits of the Program Counter								-000 0000
x0Bhor x8Bh	INTCON	GIE	PEIE	TMR0IE	IOCIF	0000 0000	0000 0000				

#### TABLE 3-5: CORE FUNCTION REGISTERS SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

#### **TABLE 3-6:** SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0									•		
00Ch	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
00Eh to 010h	_	Unimplemen	ted							-	-
011h	PIR1	_	ADIF	_	_	SSPIF	_	_	_	-0 0	-0 0
012h	PIR2	_	_	_	_	BCLIF	_	_	_	0	0
013h	_	Unimplemen	ted							_	_
014h	_	Unimplemen	ted							_	_
015h	TMR0	Holding Regi	ister for the 8-	bit Timer0 C	ount					XXXX XXXX	uuuu uuuu
016h	_	Unimplemen	ted			_	_				
to 01Fh											
Bank 1											
08Ch	TRISA			TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	11 1111	11 1111
08Dh	IRISA	— Unimplemen	tod	TRISAS	I KISA4		TRISAZ	TRISAT	IRIGAU	11 1111	11 1111
08Eh	_	Unimplemen								—	—
08Eh	_	Unimplemen									_
090h	_	Unimplemen									_
09011 091h	— PIE1	Unimplemen	ADIE	[		SSPIE	[	[		-0 0	-0 0
09111 092h	PIE1 PIE2				—	BCLIE				0	
09211 093h			- tod		_	BULIE	—		_		0
09311 094h	_	Unimplemen								—	_
09411 095h	- OPTION REG	Unimplemen WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	(	PS<2:0>		1111 1111	
096h	PCON	STKOVF	STKUNF		RWDT	RMCLR	RI	POR	BOR		
		SIKUVF	STRUNF	—				PUR		00-1 11qq	qq-q qquu
097h	WDTCON					WDTPS<4:0	>		SWDTEN	01 0110	01 0110
098h			lied		<2.0>			000	2-1-05		_
099h		SPLLEN		IRCF					S<1:0>	0011 1-00	0011 1-00
09Ah			PLLR		HFIOFR	—	_	LFIOFR	HFIOFS	-0-000	-d-ddd
09Bh	ADRESL <sup>(2)</sup>		Register 0 Lo							XXXX XXXX	uuuu uuuu
09Ch	ADRESH <sup>(2)</sup>	ADC Result	Register 0 Hig	In	0110 (4:0)					XXXX XXXX	uuuu uuuu
09Dh	ADCONU <sup>(2)</sup>	-		1000 10 01	CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000
09Eh		ADFM		ADCS<2:0>		_	_		EF<1:0>	000000	000000
09Fh	ADCON2 <sup>(2)</sup>		TRIGSE	L<2:0>		_	_	_	_	0000	0000
Bank 2				1 4745	1 474 4			1 4744	1 4740		1
10Ch	LATA	—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh to	_	Unimplemen	ted							_	_
115h											
116h	BORCON	SBOREN	BORFS	_	_	_	_	_	BORRDY	10q	uuu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—	—	ADFV	/R<1:0>	0q0000	0q0000
118h											
to 11Ch	_	Unimplemen	1							-	_
11Dh	APFCON	_	SDOSEL	SSSEL	SDSEL	—	—	_	—	-000	-000
11Eh	-									-	—
11Fh	_	Unimplemen	ted							_	_

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 Unimplemented, read as '1'.

 2:
 This register is available in Bank 1 and Bank 14 under similar register names. See Section 16.1.11 "Hardware CVD Register Mapping".

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-6**:

IADEE	00.0										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3											
18Ch	ANSELA	_	_	ANSA5	ANSA4	_	ANSA2	ANSA1	ANSA0	11 -111	11 -111
18Dh	_	Unimplemen	ited			_	_				
18Eh	_	Unimplemen	ited							_	_
18Fh	_	Unimplemen	ited							_	_
190h	_	Unimplemen	ited			_	_				
191h	PMADRL	Flash Progra	am Memory A	ddress Regis	ter Low Byte					0000 0000	0000 0000
192h	PMADRH	(1)	Flash Progra	am Memory A	ddress Regi	ster High Byte	е			1000 0000	1000 0000
193h	PMDATL	Flash Progra	am Memory R	ead Data Re	gister Low By	/te				XXXX XXXX	uuuu uuuu
194h	PMDATH	_	_	Flash Progr	am Memory	Read Data R	egister High	Byte		xx xxxx	uu uuuu
195h	PMCON1	(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	0000 q000
196h	PMCON2	Flash Progra	am Memory C	ontrol Regist	er 2					0000 0000	0000 0000
197h to 19Fh	_	Unimplemen	ited	-	—						
Bank 4											

Dank	4												
20Ch	WPUA	—	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 11	11	11	1111
20Dh to 210h	_	Unimplemen	ted							_		_	-
211h	SSPBUF	Synchronous	s Serial Port R	Receive Buffe	r/Transmit Re	egister				XXXX XX	xx	uuuu	uuuu
212h	SSPADD				ADI	D<7:0>				0000 00	00	0000	0000
213h	SSPMSK		MSK<7:0>								11	1111	1111
214h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 00	00	0000	0000
215h	SSPCON1	WCOL	SSPOV	SSPEN	CKP		SSF	PM<3:0>		0000 00	00	0000	0000
216h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 00	00	0000	0000
217h	SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 00	00	0000	0000
218h to 21Fh	_	Unimplemen	ted							_		_	-
Pank	-												

#### Bank 5

Dank									
28Ch to 29Fh	_	Unimplemented	_	_					
Bank 6	Bank 6								

Bank e				
30Ch to 31Fh	_	Unimplemented	_	_
-				

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Note 1: Unimplemented, read as '1'.

2: This register is available in Bank 1 and Bank 14 under similar register names. See Section 16.1.11 "Hardware CVD Register Mapping".

#### TABLE 3-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

IABLE	<u> </u>		UNCTIO	I REGIS	IER SUI		CONTIN				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 7	,										
38Ch to 390h	_	Unimplemen	ted							_	_
391h	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	—	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h to 39Fh	_	Unimplemen	ted							_	—
Bank 8	8-13										
x0Ch/ x8Ch	_	Unimplemen	ed							-	—
 x1Fh/ x9Fh											
Bank 1	4										
70Ch to 710h	_	Unimplemen	ted							-	_
711h	AADCON0 <sup>(2)</sup>	_			CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000
712h	AADCON1 <sup>(2)</sup>	ADFM		ADCS<2:0>		_	—	ADPR	EF<1:0>	000000	000000
713h	AADCON2 <sup>(2)</sup>	—	Т	RIGSEL<2:0	>	_				-000	-000
714h	AADCON3	ADEPPOL	ADIPPOL		ADOEN	ADOOEN		ADIPEN	ADDSEN	0000 0-00	0000 0-00
715h	AADSTAT	_	-		_	_	ADCONV	ADST	G<1:0>	000	000
716h	AADPRE	—				ADPRE<6:0	)>			-000 0000	-000 0000
717h	AADACQ	_			-	ADACQ<6:	0>			-000 0000	-000 0000
718h	AADGRD	GRDBOE	GRDAOE	GRDPOL	—	—	—	_	—	000	000
719h	AADCAP	—	ADCAP<2:0>							000	000
71Ah	AADRES0L <sup>(2)</sup>	ADC Result	Result Register 0 Low							xxxx xxxx	uuuu uuuu
71Bh	AADRES0H(2)	ADC Result	Register 0 Hig	lh						xxxx xxxx	uuuu uuuu
71Ch	AADRES1L <sup>(2)</sup>	ADC Result	Register 1 Lov	N						xxxx xxxx	uuuu uuuu
71Dh	AADRES1H(2)	ADC Result	Register 1 Hig	lh						xxxx xxxx	uuuu uuuu
71Eh	_	Unimplemen	ted							-	—
71Fh	—	Unimplemen	plemented -								

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Note 1: Unimplemented, read as '1'.

2: This register is available in Bank 1 and Bank 14 under similar register names. See Section 16.1.11 "Hardware CVD Register Mapping".

IADEE											
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banks	15-30										
x0Ch/ x8Ch	_	Unimplemen	ited							_	_
x1Fh/ x9Fh											
Bank 3	31										
F8Ch	—	Unimplemen	ited							—	_
FE3h											
FE4h	STATUS_ SHAD	-	—	—	-	-	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	gister Shadow							XXXX XXXX	uuuu uuuu
FE6h	BSR_ SHAD	—	_	_	Bank Select	t Register Sh	adow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	_	Program Cou	unter Latch H	ligh Register	Shadow				-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	a Memory Add	ress 0 Low F	Pointer Shado	w				XXXX XXXX	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	a Memory Add	ress 0 High	Pointer Shad	ow				XXXX XXXX	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	a Memory Add	ress 1 Low F	Pointer Shado	W				XXXX XXXX	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data	a Memory Add	ress 1 High	Pointer Shad	ow				XXXX XXXX	uuuu uuuu
FECh	—	Unimplemen	ited							_	—
FEDh	STKPTR				Current Sta	ck Pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							XXXX XXXX	uuuu uuuu
FEFh	TOSH	_	Top-of-Stack	High byte						-xxx xxxx	-uuu uuuu

TABLE 3-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)


Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Note 1: Unimplemented, read as '1'.

2: This register is available in Bank 1 and Bank 14 under similar register names. See Section 16.1.11 "Hardware CVD Register Mapping".

## 3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



#### 3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

### 3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

### 3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

#### 3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

#### 3.5 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-4 through 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

#### 3.5.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is five bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.


During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time, STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.


Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.

#### FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1

TOSH:TOSL 0x0F	STKPTR = 0x1F Stack Reset Disabled (STVREN = 0)
0x0E	N
0x0D	
0x0C	
0x0B	
0x0A	Initial Charle Configuration
0x09	Initial Stack Configuration:
0x08	After Reset, the stack is empty. The empty stack is initialized so the Stack
0x07	Pointer is pointing at 0x1F. If the Stack Overflow/Underflow Reset is enabled, the
0x06	TOSH/TOSL registers will return '0'. If the Stack Overflow/Underflow Reset is
0x05	disabled, the TOSH/TOSL registers will return the contents of stack address 0x0F.
0x04	
0x03	
0x02	
0x01	
0x00	
TOSH:TOSL 0x1F	0x0000 STKPTR = 0x1F Stack Reset Enabled (STVREN = 1)
	·

FIGURE 3-5: ACCESSING THE STACK EXAMPLE 2





#### 3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.


#### 3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory






#### 3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.






### 3.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-10: LINEAR DATA MEMORY MAP



#### 3.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



# 4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

### 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

# 4.2 Register Definitions: Configuration Words

#### R/P-1 R/P-1 R/P-1 U-1 U-1 U-1 CLKOUTEN BOREN<1:0> \_\_\_\_ \_\_\_\_ \_\_\_\_ bit 13 bit 8 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 U-1 R/P-1 R/P-1 CP MCLRE PWRTE WDTE<1:0> FOSC<1:0> \_\_\_\_ bit 7 bit 0 Legend: R = Readable bit P = Programmable bit U = Unimplemented bit, read as '1' '0' = Bit is cleared '1' = Bit is set -n = Value when blank or after Bulk Erase bit 13-12 Unimplemented: Read as '1'

#### REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

bit 13-12	Unimplemented: Read as '1'
bit 11	<b>CLKOUTEN:</b> Clock Out Enable bit 1 = CLKOUT function is disabled. I/O function on the CLKOUT pin 0 = CLKOUT function is enabled on the CLKOUT pin
bit 10-9	BOREN<1:0>: Brown-out Reset Enable bits <sup>(1)</sup> 11 = BOR enabled 10 = BOR enabled during operation and disabled in Sleep 01 = BOR controlled by SBOREN bit of the BORCON register 00 = BOR disabled
bit 8	Unimplemented: Read as '1'
bit 7	<b>CP:</b> Code Protection bit <sup>(2)</sup> 1 = Program memory code protection is disabled
	0 = Program memory code protection is enabled
bit 6	MCLRE: MCLR/VPP Pin Function Select bit If LVP bit = 1:
	This bit is ignored.
	If LVP bit = 0:
	1 = MCLR/VPP pin function is MCLR; Weak pull-up enabled.
	<ul> <li>MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUE3 bit.</li> </ul>
bit 5	PWRTE: Power-Up Timer Enable bit
	1 = PWRT disabled 0 = PWRT enabled
bit 4-3	WDTE<1:0>: Watchdog Timer Enable bits
bit <del>4</del> -0	11 = WDT enabled
	10 = WDT enabled while running and disabled in Sleep
	01 = WDT controlled by the SWDTEN bit in the WDTCON register 00 = WDT disabled
<b>h</b> :# 0	
bit 2	Unimplemented: Read as '1'
bit 1-0	<b>FOSC&lt;1:0&gt;:</b> Oscillator Selection bits 11 = ECH: External Clock, High-Power mode: on CLKIN pin
	10 = ECM: External Clock, Medium-Power mode: on CLKIN pin
	01 = ECL: External Clock, Low-Power mode: on CLKIN pin
	00 = INTOSC oscillator: I/O function on CLKIN pin
Note 1:	Enabling Brown-out Reset does not automatically enable Power-up Timer.
•	

2: Once enabled, code-protect can only be disabled by bulk erasing the device.

		R/P-1	U-1	R/P-1	R/P-1	R/P-1	U-1
		LVP	_	LPBOR	BORV	STVREN	_
		bit 13					bit
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
_	_	_	—	—	—	WRT<	:1:0>
bit 7							bit
Legend:							
R = Reada	ble bit	P = Programmable bit		U = Unimplemented bit, read as '1'			
'0' = Bit is o	cleared	'1' = Bit is set		-n = Value wh	en blank or aft	er Bulk Erase	
bit 12 bit 11	0 = High-voltage on MCLR must be used for programming Unimplemented: Read as '1' LPBOR: Low-Power BOR Enable bit						
bit 13		ltage Programn ige programmin		<sub>t</sub> (1)			
bit 11		w-Power BOR Enable bit wer Brown-out Reset is disabled					
		er Brown-out R					
bit 10	<b>BORV:</b> Brown-out Reset Voltage Selection bit <sup>(2)</sup> 1 = Brown-out Reset voltage (Vbor), low trip point selected						
bit 9	<ul> <li>0 = Brown-out Reset voltage (Vbor), high trip point selected</li> <li>STVREN: Stack Overflow/Underflow Reset Enable bit</li> <li>1 = Stack Overflow or Underflow will cause a Reset</li> </ul>						
		erflow or Under		iuse a Reset			
bit 8-2	-	ted: Read as '					
bit 1-0	<u>2 kW Flash m</u> 11 = Wr	ite protection of	ff				
	01 = <b>00</b>	0h to 3FFh write	e-protected, 40	00h to 7FFh ma 00h to 7FFh ma o addresses ma	y be modified		
	The LVP bit cann			• •	mode is enter	ed via LVP.	

## REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

2: See Vbor parameter for specific trip point voltages.

# 4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Internal access to the program memory is unaffected by any code protection setting.

#### 4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the  $\overline{CP}$  bit in Configuration Words. When  $\overline{CP} = 0$ , external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.4 "Write Protection" for more information.

### 4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

### 4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 10.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC12LF1552 Memory Programming Specification*" (DS41642).

#### 4.6 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 10.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

#### 4.7 Register Definitions: Device

### REGISTER 4-3: DEVID: DEVICE ID REGISTER

		R	R	R	R	R	R
			DEV<8:3>				
		bit 13					bit 8
R	R	R	R	R	R	R	R
	DEV<2:0>				REV<4:0>		
oit 7			•				bit 0

## Legend:

R = Readable bit

'1' = Bit is set

bit 13-5 **DEV<8:0>:** Device ID bits

Device	DEVID<13:0> Values				
Device	DEV<8:0>	REV<4:0>			
PIC12LF1552	0010 1011 110	x xxxx			

'0' = Bit is cleared

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

# 5.0 OSCILLATOR MODULE

#### 5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external clock oscillators. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

• Selectable system clock source between external or internal sources via software.

The oscillator module can be configured in one of the following clock modes.


- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium-Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 20 MHz)
- 4. INTOSC Internal oscillator (31 kHz to 32 MHz)

Clock Source modes are selected by the FOSC<1:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source.

The INTOSC internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these clock sources.

### FIGURE 5-1: SIMPLIFIED PIC<sup>®</sup> MCU CLOCK SOURCE BLOCK DIAGRAM



#### 5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode).

Internal clock sources are contained within the oscillator module. The oscillator block has two internal oscillators that are used to generate two system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See Section 5.3 "Clock Switching" for additional information.

#### 5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Clear the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
  - An external clock source determined by the value of the FOSC bits.

See **Section 5.3** "Clock Switching" for more information.

#### 5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has three power modes to select from through Configuration Words:

- High power, 4-20 MHz (FOSC = 11)
- Medium power, 0.5-4 MHz (FOSC = 10)
- Low power, 0-0.5 MHz (FOSC = 01)

When EC mode is selected, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



#### EXTERNAL CLOCK (EC) MODE OPERATION



#### 5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing either of the following actions:

- Program the FOSC<1:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Set the SCS<1:0> bits in the OSCCON register to '1x' to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching" for more information.

In INTOSC mode, the CLKIN pin is available for general purpose I/O. The CLKOUT pin is available for general purpose I/O or CLKOUT.

The function of the CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators.

- 1. The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz.
- The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

#### 5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source.

The outputs of the HFINTOSC connects to a prescaler and multiplexer (see Figure 5-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.4 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power-up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

#### 5.2.2.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.4 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the source for the Power-up Timer (PWRT) and Watchdog Timer (WDT).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000x) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the LF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

### 5.2.2.3 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The outputs of the 16 MHz HFINTOSC postscaler and the LFINTOSC connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency. One of the following frequencies can be selected via software:

- 32 MHz (requires 4x PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits
	of the OSCCON register are set to '0111'
	and the frequency selection is set to
	500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

#### 5.2.2.4 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-3). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. Clock switch is complete.

See Figure 5-3 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected.

Start-up delay specifications are located in the oscillator tables of **Section 21.0** "Electrical **Specifications**".

#### 5.2.2.5 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4x PLL to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Word 1 must be set to use the INTOSC source as the device system clock (FOSC<1:0> = 00).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<1:0> in Configuration Word 1 (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4x PLL.

The 4x PLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4x PLL with the internal oscillator.

FIGURE 5-3:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC →	LFINTOSC (WDT disabled)
HFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi$ = 0
System Clock	
HFINTOSC →	LFINTOSC (WDT enabled)
HFINTOSC	2-cycle Sync
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC -	HFINTOSC LFINTOSC turns off unless WDT is enabled
LFINTOSC	Start-up Time 2-cycle Sync Running
HFINTOSC	
IRCF <3:0>	= 0 × ≠ 0
System Clock	

#### 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Words
- Internal Oscillator Block (INTOSC)

#### 5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<1:0> bits in the Configuration Words.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-2.

Switch From	Switch To	Frequency	Oscillator Delay	
Sleep/POR	LFINTOSC HFINTOSC	31 kHz 31.25 kHz-32 MHz	2 cycles	
	EC	DC – 20 MHz		
LFINTOSC	EC	DC – 20 MHz	1 cycle of each	
Any clock source	HFINTOSC	31.25 kHz-16 MHz	2 μs (approx.)	
Any clock source	LFINTOSC	31 kHz	1 cycle of each	

#### TABLE 5-1: OSCILLATOR SWITCHING DELAYS

#### 5.4 Register Definitions: Oscillator Control

#### REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0				
SPLLEN		IRCF	<3:0>		_	SCS	<1:0>				
bit 7						•	bit 0				
Legend:											
R = Readab		W = Writable		•	mented bit, read						
u = Bit is un	•	x = Bit is unkr		-n/n = Value a	at POR and BC	R/Value at all	other Resets				
'1' = Bit is s	et	'0' = Bit is cle	ared								
		~ <u>-</u>									
bit 7		oftware PLL Ena	able bit								
	1 = 4x PLL 0 = 4x PLL										
bit 6-3			or Frequency	Select hits							
		IRCF<3:0>: Internal Oscillator Frequency Select bits 1111 = 16 MHz									
	1110 = 8 M										
	1101 = 4 M										
	1100 = 2 M										
	1011 = 1 M 1010 = 500										
	1010 = 300 1001 = 250										
	1000 = 125										
	0111 = 500	) kHz (default up	on Reset)								
	0110 <b>= 250</b>										
	0101 = 125										
	0100 = 62. 001x = 31.										
		25 KHZ kHz (LFINTOSC	;)								
bit 2		nted: Read as '									
bit 1-0	SCS<1:0>:	System Clock S	elect bits								
	1x = Interna	al oscillator block	ζ.								
	01 = Reserv										
		determined by F		Configuration V	Vords						
Note 1: [	Duplicate freque	ncv derived from	HFINTOSC.								

**Note 1:** Duplicate frequency derived from HFINTOSC.

U-0	R-0/q	U-0	R-0/q	U-0	U-0	R-0/q	R-0/q		
_	PLLR		HFIOFR	_	_	LFIOFR	HFIOFS		
bit 7									
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets		
'1' = Bit is se	t	'0' = Bit is cle	ared	q = Condition	al				
bit 7	Unimpleme	nted: Read as '	0'						
bit 6	PLLR 4x PL	L Ready bit							
	1 = 4x PLL								
	0 = 4x PLL	is not ready							
bit 5	Unimpleme	nted: Read as '	0'						
bit 4	HFIOFR: Hig	gh-Frequency Ir	iternal Oscillat	or Ready bit					
		Internal Oscilla	,	, ,					
	0 = 16 MHz	Internal Oscilla	tor (HFINTOS	C) is not ready					
bit 3-2	Unimpleme	Unimplemented: Read as '0'							
bit 1	LFIOFR: Low-Frequency Internal Oscillator Ready bit								
	1 = 31 kHz Internal Oscillator (LFINTOSC) is ready								
	0 = 31 kHz Internal Oscillator (LFINTOSC) is not ready								
bit 0		gh-Frequency In							
	1 = 16 MHz	Internal Oscilla	tor (HFINTOS	C) is stable					

#### REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

0 = 16 MHz Internal Oscillator (HFINTOSC) is not yet stable

#### TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF<3:0>				SCS	<1:0>	42
OSCSTAT	_	PLLR	_	HFIOFR	_	_	LFIOFR	HFIOFS	43

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

#### TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	_	_	- CLKOUTEN		N<1:0>	_	
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		_	FOSC	<1:0>	32

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

### 6.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-chip Reset Circuit is shown in Figure 6-1.

#### FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



#### 6.1 **Power-on Reset (POR)**

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

#### 6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

#### 6.2 Brown-out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep		
11	Х	х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)		
1.0	17	Awake	Active	Waits for BOR ready		
10	Х	Sleep	Disabled	(BORRDY = 1)		
01	1	х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)		
	0	х	Disabled	Begins immediately		
00	Х	х	Disabled	(BORRDY = x)		

#### TABLE 6-1:BOR OPERATING MODES

Note 1: In these specific cases, "release of POR" and "wake-up from Sleep," there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

#### 6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

#### 6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.


BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

#### 6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.



#### FIGURE 6-2: BROWN-OUT SITUATIONS

### 6.3 Register Definitions: BOR Control

#### REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reset         '1' = Bit is set       '0' = Bit is cleared       q = Value depends on condition         bit 7       SBOREN: Software Brown-out Reset Enable bit         If BOREN <1:0> in Configuration Words = 01:         1 = BOR Enabled         0 = BOR Disabled         If BOREN <1:0> in Configuration Words ≠ 00:         SBOREN is read/write, but has no effect on the BOR.         bit 6       BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN         0 = Band gap is forced on always (covers sleep/wake-up/operating cases)         0 = Band gap operates normally, and may turn off         If BOREN <1:0> = 11 (Always on) or BOREN<<1:0> = 00 (Always off)         BORFS is Read/Write, but has no effect.         bit 5-1       Unimplemented: Read as '0'         bit 0       BORRDY: Brown-out Reset Circuit Ready Status bit	R/W-1/u	R/W-0/u	U-0	U-0	U-0	U-0	U-0	R-q/u	
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reset         '1' = Bit is set       '0' = Bit is cleared       q = Value depends on condition         bit 7       SBOREN: Software Brown-out Reset Enable bit       If BOREN <1:0> in Configuration Words = 01:         1 = BOR Enabled       0 = BOR Disabled       If BOREN <1:0> in Configuration Words ≠ 00:         SBOREN is read/write, but has no effect on the BOR.       BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):         1 = Band gap is forced on always (covers sleep/wake-up/operating cases)       0 = Band gap operates normally, and may turn off         If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)       BORFS is Read/Write, but has no effect.         bit 5-1       Unimplemented: Read as '0'         bit 0       BORRDY: Brown-out Reset Circuit Ready Status bit	SBOREN	BORFS		—	_	—	_	BORRDY	
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reset         '1' = Bit is set       '0' = Bit is cleared       q = Value depends on condition         bit 7       SBOREN: Software Brown-out Reset Enable bit       If BOREN <1:0> in Configuration Words = 01:         1 = BOR Enabled       0 = BOR Disabled       If BOREN <1:0> in Configuration Words ≠ 00:         SBOREN is read/write, but has no effect on the BOR.       BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN <1:0> = 01 (Under software control):         1 = Band gap is forced on always (covers sleep/wake-up/operating cases)       0 = Band gap operates normally, and may turn off         If BOREN <1:0> = 11 (Always on) or BOREN <1:0> = 00 (Always off)       BORFS is Read/Write, but has no effect.         bit 5-1       Unimplemented: Read as '0'         bit 0       BORRDY: Brown-out Reset Circuit Ready Status bit	bit 7							bit 0	
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reset         '1' = Bit is set       '0' = Bit is cleared       q = Value depends on condition         bit 7       SBOREN: Software Brown-out Reset Enable bit       If BOREN <1:0> in Configuration Words = 01:         1 = BOR Enabled       0 = BOR Disabled       If BOREN <1:0> in Configuration Words ≠ 00:         SBOREN is read/write, but has no effect on the BOR.       BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):         1 = Band gap is forced on always (covers sleep/wake-up/operating cases)       0 = Band gap operates normally, and may turn off         If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)       BORFS is Read/Write, but has no effect.         bit 5-1       Unimplemented: Read as '0'         bit 0       BORRDY: Brown-out Reset Circuit Ready Status bit									
u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reset         '1' = Bit is set       '0' = Bit is cleared       q = Value depends on condition         bit 7       SBOREN: Software Brown-out Reset Enable bit       If BOREN <1:0> in Configuration Words = 01:         1 = BOR Enabled       0 = BOR Disabled       If BOREN <1:0> in Configuration Words ≠ 00:         SBOREN is read/write, but has no effect on the BOR.       BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):         1 = Band gap is forced on always (covers sleep/wake-up/operating cases)       0 = Band gap operates normally, and may turn off         If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)       BORFS is Read/Write, but has no effect.         bit 5-1       Unimplemented: Read as '0'         bit 0       BORRDY: Brown-out Reset Circuit Ready Status bit	Legend:								
'1' = Bit is set       '0' = Bit is cleared       q = Value depends on condition         bit 7       SBOREN: Software Brown-out Reset Enable bit         If BOREN <1:0> in Configuration Words = 01:         1 = BOR Enabled         0 = BOR Disabled         If BOREN <1:0> in Configuration Words ≠ 00:         SBOREN is read/write, but has no effect on the BOR.         bit 6       BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):         1 = Band gap is forced on always (covers sleep/wake-up/operating cases)         0 = Band gap operates normally, and may turn off         If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)         BORFS is Read/Write, but has no effect.         bit 5-1       Unimplemented: Read as '0'         bit 0       BORRDY: Brown-out Reset Circuit Ready Status bit	R = Readable b	bit	W = Writable b	it	U = Unimplen	nented bit, read a	s '0'		
bit 7       SBOREN: Software Brown-out Reset Enable bit         If BOREN <1:0> in Configuration Words = 01:         1 = BOR Enabled         0 = BOR Disabled         If BOREN <1:0> in Configuration Words ≠ 00:         SBOREN is read/write, but has no effect on the BOR.         bit 6       BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):         1 = Band gap is forced on always (covers sleep/wake-up/operating cases)         0 = Band gap operates normally, and may turn off         If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)         BORFS is Read/Write, but has no effect.         bit 5-1       Unimplemented: Read as '0'         bit 0       BORRDY: Brown-out Reset Circuit Ready Status bit	u = Bit is uncha	anged	x = Bit is unkno	own	-n/n = Value a	at POR and BOR/	Value at all oth	ner Resets	
If BOREN <1:0> in Configuration Words = 01:         1 = BOR Enabled         0 = BOR Disabled         If BOREN <1:0> in Configuration Words ≠ 00:         SBOREN is read/write, but has no effect on the BOR.         bit 6         BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):         1 = Band gap is forced on always (covers sleep/wake-up/operating cases)         0 = Band gap operates normally, and may turn off         If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)         BORFS is Read/Write, but has no effect.         bit 5-1         Unimplemented: Read as '0'         bit 0         BORRDY: Brown-out Reset Circuit Ready Status bit	'1' = Bit is set		'0' = Bit is clea	red	q = Value dep	ends on condition	า		
bit 0 BORRDY: Brown-out Reset Circuit Ready Status bit	bit 7       SBOREN: Software Brown-out Reset Enable bit If BOREN <1:0> in Configuration Words = 01: 1 = BOR Enabled 0 = BOR Disabled If BOREN <1:0> in Configuration Words ≠ 00: SBOREN is read/write, but has no effect on the BOR.         bit 6       BORFS: Brown-out Reset Fast Start bit <sup>(1)</sup> If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control): 1 = Band gap is forced on always (covers sleep/wake-up/operating cases) 0 = Band gap operates normally, and may turn off If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)								
<ul> <li>1 = The Brown-out Reset circuit is active</li> <li>0 = The Brown-out Reset circuit is inactive</li> </ul>		<b>BORRDY:</b> Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active							

### 6.4 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) is an essential part of the Reset subsystem. Refer to Figure 6-1 to see how the BOR interacts with other modules.

The LPBOR is used to monitor the external VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit ( $\overline{BOR}$ ) is changed to indicate that a BOR Reset has occurred. The same bit is set for both the BOR and the LPBOR. Refer to Register 6-2.

#### 6.4.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

#### 6.4.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is OR'd together with the Reset signal of the BOR module to provide the generic BOR signal which goes to the PCON register and to the power control block.

#### 6.5 MCLR

The  $\overline{\text{MCLR}}$  is an optional external input that can reset the device. The  $\overline{\text{MCLR}}$  function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

TABLE 6-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

#### 6.5.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

```
Note: A Reset does not drive the MCLR pin low.
```

#### 6.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See Section 11.3 "PORTA Registers" for more information.

#### 6.6 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See Section 9.0 "Watchdog Timer (WDT)" for more information.

#### 6.7 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{RI}$  bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

#### 6.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **Section 3.5.2** "**Overflow/Underflow Reset**" for more information.

#### 6.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

#### 6.10 Power-up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the **PWRTE** bit of Configuration Words.

#### 6.11 Start-up Sequence


Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 5.0 "Oscillator Module"** for more information.

The Power-up Timer runs independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.





#### 6.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON registers are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	x	1	1	Power-on Reset
0	0	1	1	1	0	x	0	х	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	1	0	x	х	0	Illegal, $\overline{PD}$ is set on $\overline{POR}$
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

#### TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	1u uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and the Global Interrupt Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

#### 6.13 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON register bits are shown in Register 6-2.

#### 6.14 Register Definitions: Power Control

#### REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	RWDT	RMCLR	RI	POR	BOR
bit 7							bit 0

Legend:			
HC = Bit is clea	ared by hardwa	are	HS = Bit is set by hardware
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set		'0' = Bit is cleared	q = Value depends on condition
bit 7	STKOVF: Sta	ack Overflow Flag bit	
		Overflow occurred Overflow has not occurred o	r cleared by firmware
bit 6	STKUNF: Sta	ick Underflow Flag bit	
		Underflow occurred Underflow has not occurred	or cleared by firmware
bit 5	Unimplemen	ted: Read as '0'	
bit 4	RWDT: Watch	ndog Timer Reset Flag bit	
		log Timer Reset has not occ log Timer Reset has occurre	•
bit 3	RMCLR: MCI	LR Reset Flag bit	
		Reset has not occurred or se Reset has occurred (cleared	
bit 2	RI: RESET Ins	struction Flag bit	
		instruction has not been exe instruction has been execute	•
bit 1	POR: Power-	on Reset Status bit	
		r-on Reset occurred on Reset occurred (must be	set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-	out Reset Status bit	
		n-out Reset occurred out Reset occurred (must be	set in software after a Power-on Reset or Brown-out Reset

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS	_	_	—	_	_	BORRDY	46
PCON	STKOVF	STKUNF		RWDT	RMCLR	RI	POR	BOR	50
STATUS	_	_		TO	PD	Z	DC	С	13
WDTCON			WDTPS<4:0>					SWDTEN	67

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

**Legend:** — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

#### TABLE 6-6: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8					CLKOUTEN	BORE	N<1:0>	_	22
CONFIGI	7:0	CP	MCLRE	PWRTE	WD	TE<1:0>	_	FOSC	<1:0>	32
CONFIG2	13:8	_	—	LVP	_	LPBOR	BORV	STVREN	_	22
CONFIGZ	7:0				_	_		WRT	<1:0>	33

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

### 7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- · Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.

#### FIGURE 7-1: INTERRUPT LOGIC



#### 7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1 and PIE2 registers)

The INTCON, PIR1, and PIR2 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving".")
- PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

Note 1:	Individual	interrupt		flag	bits	s are	e set,
	regardless	of	the	state	of	any	other
	enable bits	-					


2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

#### 7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.



Fosc								
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKR			Interru during	pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	РС	PC	+1	0004h	0005h	(	(
Execute	1 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt		,						
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2 Cycle Instr	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
				1				
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	P	0+2	0004h	0005h
Execute	3 Cycle Instr	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



#### 7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-down Mode (Sleep)" for more details.

#### 7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION\_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

#### 7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

#### 7.6 Register Definitions: Interrupt Control

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF <sup>(1)</sup>
bit 7							bit 0
Legend:							
R = Readab	le hit	W = Writable	hit	II = I Inimpler	nented bit, read	as '0'	
u = Bit is un		x = Bit is unkr		•	at POR and BO		ther Resets
'1' = Bit is se	•	'0' = Bit is cle					
- Dicio o			area				
bit 7	GIE: Global	Interrupt Enable	bit				
	1 = Enables	all active interru all interrupts					
bit 6	1 = Enables	neral Interrupt E all active periph all peripheral ir	eral interrupts	3			
bit 5	1 = Enables	ner0 Overflow Ir the Timer0 inte the Timer0 inte	rupt	e bit			
bit 4	1 = Enables	xternal Interrupt the INT externa the INT externa	l interrupt				
bit 3	1 = Enables	upt-on-Change the interrupt-on the interrupt-or	-change				
bit 2	1 = TMR0 re	ner0 Overflow Ir gister has overf gister did not ov	lowed	it			
bit 1	1 = The INT	xternal Interrupt external interru external interru	ot occurred	ır			
bit 0	IOCIF: Interr 1 = When at	upt-on-Change least one of the the interrupt-on	Interrupt Flag	bit <sup>(1)</sup> change pins ch			
	The IOCIF Flag b have been cleare		nd cleared wh	en all the inter	rupt-on-change	flags in the IO	CBF register

#### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

U-0	R/W-0/0	U-0	U-0	R/W-0/0	U-0	U-0	U-0
	ADIE			SSPIE			
bit 7	, DIL			COLLE			bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is ι	unchanged	x = Bit is unkr	iown	-n/n = Value	at POR and BO	R/Value at all of	ther Resets
'1' = Bit is	set	'0' = Bit is clea	ared				
bit 7 bit 6	<b>ADIE:</b> Analog 1 = Enables t	nted: Read as ' g-to-Digital Con the ADC interru the ADC interru	verter (ADC) pt	Interrupt Enab	le bit		
bit 5-4	Unimplemer	ted: Read as '	C'				
bit 3	1 = Enables 1	hronous Serial the MSSP interi the MSSP inter	rupt	Interrupt Enab	le bit		
bit 2-0	Unimplemer	nted: Read as '	)'				
Note:	Bit PEIE of the IN set to enable any						

#### REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0	U-0
_	_	—	_	BCLIE	—	—	_
bit 7		•					bit 0
Legend:							
R = Reada	able bit	W = Writable I	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is u	inchanged	x = Bit is unkn	own	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is	set	'0' = Bit is clea	ared				
bit 7-4	Unimpleme	nted: Read as '	)'				
bit 3	BCLIE: MSS	SP Bus Collision	Interrupt Ena	ble bit			
	1 = Enables	the MSSP Bus	Collision Inter	rrupt			
	0 = Disable	s the MSSP Bus	Collision Inte	rrupt			
bit 2-0	Unimpleme	nted: Read as '	)'				
Note:	Bit PEIE of the I	NTCON register	must be				
	set to enable any	-					

#### REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

© 2012-2014 Microchip Technology Inc.

U-0		U-0	U-0	R/W-0/0	U-0	U-0	U-0
—	ADIF	—	_	SSPIF	—		—
bit 7							bit 0
Legend:							
R = Rea		W = Writable	hit	II = Unimpler	nented bit, read	as '0'	
	unchanged	x = Bit is unk		•	at POR and BOF		ther Resets
'1' = Bit i	-	0' = Bit is cle					
	5 50		aleu				
bit 7	Unimplemen	nted: Read as '	0'				
bit 6	•	nterrupt Flag bi					
bit 0	1 = Interrupt	1 0	L C				
		is not pending					
bit 5-4	-	nted: Read as '	0'				
bit 3	-			Interrupt Flag b	bit		
	1 = Interrupt		( )				
		is not pending					
bit 2-0	Unimplemer	ted: Read as '	0'				
Net			1. ( (				
Note:	Interrupt flag bits a condition occurs, r		•				
	its corresponding	0					
	Interrupt Enable b						
	register. User soft						
	appropriate interru		lear prior				
	to enabling an inte	errupt.					

#### REGISTER 7-4: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0	U-0
_	-	—	—	BCLIF	—	—	_
bit 7							bit 0
Legend:							
R = Read	dable bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
u = Bit is	unchanged	x = Bit is unkn	own	-n/n = Value a	t POR and BOF	R/Value at all of	ther Resets
'1' = Bit i	s set	'0' = Bit is clea	ared				
bit 7-4 bit 3	BCLIF: MS 1 = Interrup 0 = Interrup	ented: Read as '0 SP Bus Collision ot is pending ot is not pending	Interrupt Fla	g bit			
bit 2-0	Unimplem	ented: Read as 'o	),				
Note:	condition occurs its correspondin Interrupt Enable	s are set when an s, regardless of the g enable bit or the bit, GIE, of the l	e state of e Global NTCON				

#### REGISTER 7-5: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

register. User software should ensure the appropriate interrupt flag bits are clear prior

to enabling an interrupt.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		133
PIE1	—	ADIE	—	—	SSPIE	—	—	—	58
PIE2	—	—	_	_	BCLIE	—	—	-	59
PIR1	—	ADIF	—	—	SSPIF	—	—	—	60
PIR2					BCLIF				61

#### TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Interrupts.

#### 8.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3.  $\overline{\text{TO}}$  bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. ADC is unaffected, if the dedicated FRC clock is selected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).
- 8. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- · I/O pins should not be floating
- · External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include the FVR module. See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on this module.

#### 8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 6.12 "Determining the Cause of a Reset**".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

#### WAKE-UP USING INTERRUPTS 8.1.1

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- · If the interrupt occurs before the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP.
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared.

FIGURE 8-1:

- · If the interrupt occurs during or after the execution of a **SLEEP** instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a  $\ensuremath{\texttt{SLEEP}}$  instruction, it may be possible for flag bits to become set before the **SLEEP** instruction completes. To determine whether a **SLEEP** instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

1100KL 0-1.	1140							
CLKIN <sup>(1)</sup> √ CLKOUT <sup>(2)</sup>		Q1 Q2 Q3  Q4 		Tost <sup>(3)</sup>		Q1 Q2 Q3 Q4 /~_/~_/~_/ //	Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Interrupt flag GIE bit (INTCON reg.)			Processor in		Interrupt Laten	CY <sup>(4)</sup>	· · · · · · ·	
Instruction Flow	 		X PC	+ 2		 PC + 2	 X0004h	 X0005h
Instruction { Fetched { Instruction { Executed {	nst(PC) = Sleep Inst(PC - 1)	Inst(PC + 1) Sleep	1 1 1 1	, , ,	Inst(PC + 2) Inst(PC + 1)	Forced NOP	Inst(0004h) Forced NOP	Inst(0005h) Inst(0004h)
	0	n, Medium, Low m ilable in XT, HS, o			, but shown here f	or timing reference	œ.	

3:

WAKE-UP FROM SLEEP THROUGH INTERRUPT

TOST = 1024 TOSC (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

#### SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE **TABLE 8-1:**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	93
IOCAN		_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	93
IOCAP		_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	93
PIE1	—	ADIE	-	—	SSPIE	—	—	—	58
PIE2		_	_	—	BCLIE	—	—	—	59
PIR1	_	ADIF	_	—	SSPIF	—	—	—	60
PIR2	_	_	_	_	BCLIF	_	—	—	61
STATUS	_	_	—	TO	PD	Z	DC	С	13
WDTCON		_		V	SWDTEN	67			

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.


### 9.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep

#### FIGURE 9-1: WATCHDOG TIMER BLOCK DIAGRAM



#### 9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 21.0 "Electrical Specifications**" for the LFINTOSC tolerances.

#### 9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

#### 9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

#### 9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

#### 9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

#### TABLE 9-1:WDT OPERATING MODES

SWDTEN	Device Mode	WDT Mode
Х	Х	Active
V	Awake	Active
X	Sleep	Disabled
1		Active
0	Х	Disabled
Х	Х	Disabled
	X X 1 0	SWDTENModeXXXAwakeXSleep1X0X

#### TABLE 9-2: WDT CLEARING CONDITIONS

#### 9.3 Time-out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

#### 9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- Oscillator fail
- · WDT is disabled

See Table 9-2 for more information.

#### 9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON register can also be used. See Section 3.0 "Memory Organization" for more information.

Conditions	WDT					
WDTE<1:0> = 00						
WDTE<1:0> = 01 and SWDTEN = 0						
WDTE<1:0> = 10 and enter Sleep	Cleared					
CLRWDT Command	Cleared					
Oscillator Fail Detected						
Exit Sleep + System Clock = INTOSC, EXTCLK						
Change INTOSC divider (IRCF bits)	Unaffected					

### 9.6 Register Definitions: Watchdog Control

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
	—			WDTPS<4:0>			SWDTEN
pit 7							bit (
_egend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpleme	ented bit, rea	d as '0'	
u = Bit is und	hanged	x = Bit is unkr	iown	-n/n = Value at	POR and BC	OR/Value at all o	other Resets
1' = Bit is se	t	'0' = Bit is clea	ared				
bit 7-6	Unimpleme	nted: Read as '	D <b>'</b>				
bit 5-1	WDTPS<4:0	>: Watchdog Ti	mer Period S	elect bits <sup>(1)</sup>			
	Bit Value =	Prescale Rate					
	11111 <b>= R</b> e	eserved. Results	s in minimum	interval (1:32)			
	•						
	•						
	10011 = Re	eserved. Results	s in minimum	interval (1:32)			
	10010 = <b>1</b> :	8388608 (2 <sup>23</sup> ) (	nterval 256s	nominal)			
	10001 = 1:	4194304 (2 <sup>22</sup> ) (I	nterval 128s	nominal)			
	10000 <b>= 1</b> :	2097152 (2 <sup>21</sup> ) (1 1048576 (2 <sup>20</sup> ) (1	nterval 64s n	ominal)			
	01111 = 1:	1048576 (2 <sup>20</sup> ) (1	nterval 32s n	ominal)			
	01110 = 1:	524288 (2 <sup>19</sup> ) (In	terval 16s no	minal)			
		262144 (2 <sup>18</sup> ) (In 131072 (2 <sup>17</sup> ) (In					
		65536 (Interval					
		32768 (Interval					
		16384 (Interval		nal)			
	01000 = <b>1</b> :	8192 (Interval 2	56 ms nomin	al)			
		4096 (Interval 1		,			
		2048 (Interval 6					
		1024 (Interval 3)		)			
		512 (Interval 16 256 (Interval 8 r					
		128 (Interval 4 r					
		64 (Interval 2 m					
	00000 = 1:	32 (Interval 1 m	s nominal)				
bit 0	SWDTEN: S	oftware Enable/	Disable for W	/atchdog Timer bi	it		
	<u>If WDTE&lt;1:0</u>						
	This bit is igr						
	If WDTE<1:0						
	1 = WDT is 0 = WDT is						
	0 = WDT is <u>If WDTE&lt;1:0</u>						
		> = 00.					

#### REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Note 1: Times are approximate. WDT time is based on 31 kHz LFINTOSC.

TABLE 9-3:	S	SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER							
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	PLLEN		IRCF<3:0>				SCS<1:0>		42
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	50
STATUS	_	—	-	TO	PD	Z	DC	С	13
WDTCON	—	—	WDTPS<4:0>						67
La manda									

#### 

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

#### **TABLE 9-4**: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	_	_	CLKOUTEN	BORE	N<1:0>	_	22
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>			FOSC	<1:0>	32

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

#### 10.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation over the full VDD range. Program memory is indirectly addressed using Special Function Registers (SFRs). The SFRs used to access program memory are:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When accessing the program memory, the PMDATH:PMDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the PMADRH:PMADRL register pair forms a 2-byte word that holds the 15-bit address of the program memory location being read.

The write time is controlled by an on-chip timer. The write/ erase voltages are generated by an on-chip charge pump.

The Flash program memory can be protected in two ways; by code protection (CP bit in Configuration Words) and write protection (WRT<1:0> bits in Configuration Words).

Code protection ( $\overline{CP} = 0$ )<sup>(1)</sup>, disables access, reading and writing, to the Flash program memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all Flash program memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the Flash program memory as defined by the bits WRT<1:0>. Write protection does not affect a device programmers ability to read, write or erase the device.

**Note 1:** Code protection of the entire Flash program memory array is enabled by clearing the CP bit of Configuration Words.

#### 10.1 PMADRL and PMADRH Registers

The PMADRH:PMADRL register pair can address up to a maximum of 16K words of program memory. When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADRL register.

#### 10.1.1 PMCON1 AND PMCON2 REGISTERS

PMCON1 is the control register for Flash program memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared by hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

The PMCON2 register is a write-only register. Attempting to read the PMCON2 register will return all '0's.

To enable writes to the program memory, a specific pattern (the unlock sequence), must be written to the PMCON2 register. The required unlock sequence prevents inadvertent writes to the program memory write latches and Flash program memory.

#### 10.2 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the PMDATH:PMDATL register pair.

Note: If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, new data and retained data can be written into the write latches to reprogram the row of Flash program memory. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations.

See Table 10-1 for Erase Row size and the number of write latches for Flash program memory.

### TABLE 10-1:FLASH MEMORYORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)
PIC12LF1552	16	16

#### 10.2.1 READING THE FLASH PROGRAM MEMORY


To read a program memory location, the user must:


- 1. Write the desired address to the PMADRH:PMADRL register pair.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Then, set control bit RD of the PMCON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle, in the PMDATH:PMDATL register pair; therefore, it can be read as two bytes in the following instructions. PMDATH:PMDATL register pair will hold this value until another read or until it is written to by the user.

Note: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.







#### EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG ADDR HI: PROG ADDR LO
   data will be returned in the variables;
   PROG DATA HI, PROG DATA LO
   BANKSEL PMADRL
                             ; Select Bank for PMCON registers
   MOVLW
            PROG ADDR LO
                             ;
   MOVWF
            PMADRL
                             ; Store LSB of address
   MOVLW
            PROG ADDR HI
                             ;
   MOVWF
            PMADRH
                             ; Store MSB of address
   BCF
            PMCON1,CFGS
                             ; Do not select Configuration Space
   BSF
            PMCON1,RD
                             ; Initiate read
   NOP
                             ; Ignored (Figure 10-2)
   NOP
                             ; Ignored (Figure 10-2)
   MOVF
            PMDATL,W
                             ; Get LSB of word
            PROG_DATA_LO
   MOVWF
                             ; Store in user location
   MOVF
            PMDATH,W
                             ; Get MSB of word
            PROG DATA HI
   MOVWF
                             ; Store in user location
```

#### 10.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- Row Erase
- · Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to User IDs


The unlock sequence consists of the following steps:

- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two NOP instructions. When an Erase Row or Program Row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two NOP instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

#### FIGURE 10-3: FLASH PROGRAM MEMORY UNLOCK SEQUENCE FLOWCHART



#### 10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:


- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

#### See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

#### FIGURE 10-4:

#### FLASH PROGRAM MEMORY ERASE FLOWCHART



#### EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY

; 1. A	valid addr	ess within the	s the following: erase row is loaded in ADDRH:ADDRL d in shared data memory 0x70 - 0x7F (common RAM)
	BCF BANKSEL MOVF MOVWF MOVF BCF BSF BSF	INTCON, GIE PMADRL ADDRL, W PMADRL ADDRH, W PMADRH PMCON1, CFGS PMCON1, FREE PMCON1, WREN	<pre>; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary ; Not configuration space</pre>
Required Sequence	MOVLW MOVWF MOVLW MOVWF BSF NOP NOP	55h PMCON2 0AAh PMCON2 PMCON1,WR	<pre>; Start of required sequence to initiate erase ; Write 55h ; ; Write AAh ; Set WR bit to begin erase ; NOP instructions are forced as processor starts ; row erase of program memory. ; ; ; The processor stalls until the erase process is complete ; after erase processor continues with 3rd instruction</pre>
	BCF BSF	PMCON1,WREN INTCON,GIE	; Disable writes ; Enable interrupts

## 10.2.4 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the address in PMADRH:PMADRL of the row to be programmed.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.


Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 10-5 (row writes to program memory with 16 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper eleven bits of PMADRH:PMADRL, (PMADRH<6:0>:PMADRL<7:4>) with the lower four bits of PMADRL, (PMADRL<3:0>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the PMDATH:PMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.


- Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.
- 1. Set the WREN bit of the PMCON1 register.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the PMADRH:PMADRL register pair with the address of the location to be written.
- 5. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The write latch is now loaded.
- 7. Increment the PMADRH:PMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- 11. Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
  - **Note:** The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 10-3. The initial address is loaded into the PMADRH:PMADRL register pair; the data is loaded using indirect addressing.









#### EXAMPLE 10-3: WRITING TO FLASH PROGRAM MEMORY

; This write routine assumes the following: ; 1. 32 bytes of data are loaded, starting at the address in DATA ADDR ; 2. Each word of data to be written is made up of two adjacent bytes in DATA ADDR, ; stored in little endian format ; 3. A valid starting address (the least significant bits = 00000) is loaded in ADDRH: ADDRL ; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM) ; BCF INTCON, GIE ; Disable ints so required sequences will execute properly BANKSEL PMADRH : Bank 3 MOVF ADDRH,W ; Load initial address MOVWF PMADRH MOVF ADDRL,W MOVWE PMADRL LOW DATA ADDR ; Load initial data address MOVLW MOVWF FSROL MOVLW HIGH DATA ADDR ; Load initial data address FSR0H MOVWF ; PMCON1,CFGS BCF ; Not configuration space PMCON1,WREN BSF ; Enable writes PMCON1,LWLO BSF ; Only Load Write Latches LOOP MOVIW FSR0++ ; Load first data byte into lower PMDATL MOVWE ; FSR0++ MOVIW ; Load second data byte into upper MOVWF PMDATH PMADRL,W 0x0F MOVF ; Check if lower bits of address are '00000' XORLW ; Check if we're on the last of 16 addresses 0x0F ANDLW STATUS,Z ; Exit if last of 16 words, BTFSC GOTO START WRITE MOVLW 55h ; Start of required write sequence: MOVWF PMCON2 ; Write 55h Required Sequence MOVLW 0AAh MOVWF PMCON2 ; Write AAh BSF ; Set WR bit to begin write PMCON1,WR NOP ; NOP instructions are forced as processor ; loads program memory write latches NOP INCE PMADRI, F ; Still loading latches Increment address GOTO LOOP ; Write next latches START WRITE BCF PMCON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF PMCON2 ; Write 55h MOVLW MOVWF BSF NOP 0AAh ; ; Write AAh PMCON2 PMCON1,WR ; Set WR bit to begin write ; NOP instructions are forced as processor writes ; all the program memory write latches simultaneously NOP ; to program memory. ; After NOPs, the processor ; stalls until the self-write process in complete ; after write processor continues with 3rd instruction PMCON1,WREN BCF ; Disable writes BSF INTCON, GIE ; Enable interrupts


## 10.3 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

#### FIGURE 10-7:

#### FLASH PROGRAM MEMORY MODIFY FLOWCHART



## 10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2.

When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No


#### EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

\* This code block will read 1 word of program memory at the memory address: PROG ADDR LO (must be 00h-08h) data will be returned in the variables; PROG\_DATA\_HI, PROG\_DATA\_LO PROG\_ADDR\_LO ; PMADRL ; Select correct Bank BANKSEL PMADRL MOVLW ; Store LSB of address MOVWE PMADRH CLRF ; Clear MSB of address BSF PMCON1,CFGS ; Select Configuration Space BCF INTCON,GIE ; Disable interrupts PMCON1,RD BSF ; Initiate read NOP ; Executed (See Figure 10-2) ; Ignored (See Figure 10-2) NOP INTCON,GIE ; Restore interrupts BSF PMDATL,W ; Get LSB of word
PROG\_DATA\_LO ; Store in user location MOVE MOVWE MOVF PMDATH,W ; Get MSB of word MOVWF PROG DATA HI ; Store in user location

## 10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



## 10.6 Register Definitions: Flash Program Memory Control

## REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PMDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemer	nted bit, read as '0	,	
u = Bit is unchange	d	x = Bit is unknown		-n/n = Value at F	OR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

PMDAT<7:0>: Read/write value for Least Significant bits of program memory

#### REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			PMDA	AT<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/write value for Most Significant bits of program memory

#### REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | PMAD    | R<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

PMADR<7:0>: Specifies the Least Significant bits for program memory address

#### REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				PMADR<14:8>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Unimplemented bit, read as '1'.

U-1		R/W-0/0	R/W/HC-0/0	R/W/HC-x/q <sup>(2)</sup>	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
(1)	) CFGS	LWLO	FREE	WRERR	WREN	WR	RD
bit 7							bit (
Legend:							
R = Reada	able bit	W = Writable b	bit	U = Unimpleme	nted bit, read as	s 'O'	
S = Bit car	n only be set	x = Bit is unkn	own	-n/n = Value at I	POR and BOR/	Value at all other I	Resets
'1' = Bit is	set	'0' = Bit is clea	red	HC = Bit is clear	red by hardware	9	
bit 7	Unimplement	ted: Read as '1'					
bit 6	CFGS: Config 1 = Access (	juration Select bit Configuration, Use Flash program me	er ID and Device	ID Registers			
bit 5	1 = Only the 0 = The addr		am memory write latc			next WR comman all program mem	
bit 4	1 = Performs	am Flash Erase E s an erase operat s an write operatio	ion on the next V		rdware cleared	upon completion)	
bit 3	1 = Condition on any se	gram/Erase Error n indicates an im et attempt (write gram or erase ope	proper program 1') of the WR bit	t).	ce attempt or te	rmination (bit is s	et automaticall
bit 2	1 = Allows p	am/Erase Enable rogram/erase cyc programming/eras	les	-lash			
bit 1	The oper The WR	a program Flash ration is self-timed bit can only be se	d and the bit is c et (not cleared) i	leared by hardwa		on is complete.	
bit 0	<b>RD:</b> Read Con 1 = Initiates a (not clea	ntrol bit	read. Read takes	·		lware. The RD bit	can only be se
Note 1: 2:	Unimplemented bit, The WRERR bit is a	read as '1'. automatically set	by hardware whe	1 0	-	ase operation is s	arted (WR = 1

## REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

**3:** The LWLO bit is ignored during a program memory erase operation (FREE = 1).

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	gram Memory	y Control Regis	ter 2		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	l as '0'	
S = Bit can onl	y be set	x = Bit is unkn	iown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 Flash Memory Unlock Pattern bits To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

#### TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
PMCON1	(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	83
PMCON2	Program Memory Control Register 2						84		
PMADRL		PMADRL<7:0>						82	
PMADRH	(1)	(1) PMADRH<6:0>					82		
PMDATL	PMDATL<7:0>					82			
PMDATH	—	– PMDATH<5:0>					82		
Lanandı			- unimplemented leastion, read as (o). Chaded calls are not used by Eleab program memory medule					م البرام م ماريا م	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory module. Note 1: Unimplemented, read as '1'.

#### TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH FLASH PROGRAM MEMORY

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8					CLKOUTEN	BOREI	N<1:0>		22
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	=<1:0>	_	FOSC	<1:0>	32
0015100	13:8	_	_	LVP	_	LPBOR	BORV	STVREN	_	22
CONFIG2	7:0				1	_		WRT	<1:0>	33

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

## 11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- · LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

#### TABLE 11-1: PORT AVAILABILITY PER DEVICE


Device	PORTA
PIC12LF1552	•

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

#### FIGURE 11-1: GENERIC I/O PORT OPERATION



#### EXAMPLE 11-1: INITIALIZING PORTA

CARIVIPL	C 11-1: IN	THALIZING PURTA
; initia	ports are in	illustrates ORTA register. The itialized in the same
BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

## 11.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 11-1. For this device family, the following functions can be moved between different pins.

- SDO
- <u>SS</u>
- SDA/SDI

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

## 11.2 Register Definitions: Alternate Pin Function Control

#### **REGISTER 11-1:** APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
—	SDOSEL	SSSEL	SDSEL	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
bit 6	SDOSEL: Pin Selection bit1 = SDO function is on RA40 = SDO function is on RA0
bit 5	<b>SSSEL:</b> Pin Selection bit $1 = \overline{SS}$ function is on RA0 $0 = \overline{SS}$ function is on RA3
bit 4	<pre>SDSEL: Pin Selection bit 1 = SDA/SDI function is on RA3<sup>(1)</sup> 0 = SDA/SDI function is on RA2</pre>
bit 3-0	Unimplemented: Read as '0'

Note 1: The MSSP module has the ability to output low on RA3 when it is used as SDA/SDI.

## 11.3 PORTA Registers

#### 11.3.1 DATA REGISTER

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 11-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input-only and its TRIS bit will always read as '1'. Example 11-1 shows how to initialize an I/O port.

Reading the PORTA register (Register 11-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

#### 11.3.2 DIRECTION CONTROL

The TRISA register (Register 11-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### 11.3.3 ANSELA REGISTER

The ANSELA register (Register 11-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELA bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

## 11.3.4 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown in Table 11-2.

Pin Name	Function Priority <sup>(1)</sup>
RA0	ICSPDAT SDO <sup>(2)</sup> SS <sup>(3)</sup> RA0
RA1	SCL SCK RA1
RA2	ADOUT SDA <sup>(2)</sup> SDI <sup>(2)</sup> RA2
RA3	SDA <sup>(3)</sup> SDI <sup>(3)</sup> SS <sup>(2)</sup> RA3
RA4	CLKOUT SDO <sup>(3)</sup> ADGRDA RA4
RA5	ADGRDB RA5

#### TABLE 11-2: PORTA OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

3: Alternate pin (see APFCON register).

## 11.4 Register Definitions: PORTA

#### REGISTER 11-2: PORTA: PORTA REGISTER

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	
_	_	RA5	RA4	RA3	RA2	RA1	RA0	
bit 7		·			•	•	bit 0	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cle	ared					

bit 7-6	Unimplemented: Read as '0'

bit 5-0 RA<5:0>: PORTA I/O Value bits<sup>(1)</sup> 1 = Port pin is ≥ VIH

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### REGISTER 11-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	U-1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>TRISA&lt;5:4&gt;:</b> PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	Unimplemented: Read as '1'
bit 2-0	TRISA<2:0>: PORTA Tri-State Control bit

**Note 1:** Unimplemented, read as '1'.

<sup>0 =</sup> Port pin is <u><</u> Vı∟

REGISTER 11-4: LA	A: PORTA DATA LATCH REGISTER
-------------------	------------------------------

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0
bit 7							bit 0

## Legend:

Logona.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	LATA<5:4>: RA<5:4> Output Latch Value bits <sup>(1)</sup>
bit 3	Unimplemented: Read as '0'
bit 2-0	LATA<2:0>: RA<2:0> Output Latch Value bits <sup>(1)</sup>

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### REGISTER 11-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<ul> <li>ANSA&lt;5:4&gt;: Analog Select between Analog or Digital Function on pins RA&lt;5:4&gt;, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>
bit 3	Unimplemented: Read as '0'
bit 2-0	<ul> <li>ANSA&lt;2:0&gt;: Analog Select between Analog or Digital Function on pins RA&lt;2:0&gt;, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b			bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unchanged		x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Res			ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

## **REGISTER 11-6:** WPUA: WEAK PULL-UP PORTA REGISTER<sup>(1,2)</sup>

bit 7-6 Unimplemented: Read as '0'

bit 5-0 WPUA<5:0>: Weak Pull-up Register bits<sup>(3)</sup> 1 = Pull-up enabled 0 = Pull-up disabled

**Note 1:** Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is in configured as an output.
- **3:** For the WPUA3 bit, when MCLRE = 1, weak pull-up is internally enabled, but not reported here.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	89
APFCON	—	SDOSEL	SSSEL	SDSEL	—	-	-	—	86
LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	89
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		133
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	88
TRISA	_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	88
WPUA	—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	90

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA. Note 1: Unimplemented, read as '1'.

#### TABLE 11-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	_	_	CLKOUTEN	BOREN<1:0>		—	
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>	— FOSC		<1:0>	32

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

## 12.0 INTERRUPT-ON-CHANGE

The PORTA pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 12-1 is a block diagram of the IOC module.

## 12.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

#### 12.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

## 12.3 Interrupt Flags

The IOCAFx bits located in the IOCAF register, respectively, are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx bits.

## 12.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.


#### EXAMPLE 12-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

## 12.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.



## 12.6 Register Definitions: Interrupt-on-Change Control

#### **REGISTER 12-1:** IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bi	t	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is cleare	ed						

bit 7-6 Unimplemented: Read as '0'

bit 5-0

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

#### REGISTER 12-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

### REGISTER 12-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

bit 5-0

IOCAF<5:0>: Interrupt-on-Change PORTA Flag bits

1 = An enabled change was detected on the associated pin.

- Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.
- 0 = No change was detected, or the user cleared the detected change

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	_	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	89
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
IOCAF	—	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	93
IOCAN	—	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	93
IOCAP	—	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	93
TRISA		_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	88

#### TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

Note 1: Unimplemented, read as '1'.

## 13.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V and 2.048V selectable output levels. The output of the FVR can be configured as the FVR input channel on the ADC.

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

## 13.1 Independent Gain Amplifier


The output of the FVR supplied to the ADC is routed through a programmable gain amplifier. Each amplifier can be programmed for a gain of 1x or 2x, to produce the two possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 16.0 "Hardware Capacitive Voltage Divider (CVD) Module" for additional information.

## 13.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 21.0** "**Electrical Specifications**" for the minimum delay requirement.

#### FIGURE 13-1: VOLTAGE REFERENCE BLOCK DIAGRAM



Peripheral	Conditions	Description
HFINTOSC	FOSC<1:0> = 00 and IRCF<3:0> = 000x	INTOSC is active and device is not in Sleep.
	BOREN<1:0> = 11	BOR always enabled.
BOR	BOREN<1:0> = 10 and BORFS = 1	BOR disabled in Sleep mode, BOR Fast Start enabled.
	BOREN<1:0> = 01 and BORFS = 1	BOR under software control, BOR Fast Start enabled.

## 13.3 Register Definitions: FVR Control

#### REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
FVREN	FVRRDY <sup>(1)</sup>	TSEN	TSRNG	_		ADFVI	R<1:0>			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
u = Bit is uncl	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is set		'0' = Bit is cle	ared	q = Value de	pends on condit	ion				
bit 7	1 = Fixed Vo	<b>FVREN:</b> Fixed Voltage Reference Enable bit 1 = Fixed Voltage Reference is enabled 0 = Fixed Voltage Reference is disabled								
bit 6	1 = Fixed Vo	ed Voltage Ref Itage Referenc Itage Referenc	e output is rea		enabled					
bit 5	1 = Tempera	erature Indicato ture Indicator is ture Indicator is	s enabled	))						
bit 4	1 = VOUT = V	perature Indica ′DD - 4VT (High ′DD - 2VT (Low	Range)	election bit <sup>(3)</sup>						
bit 3-2	Unimplemen	ted: Read as '	0'							
bit 1-0	11 = ADC Fix 10 = ADC Fix 01 = ADC Fix	ed Voltage Re ed Voltage Re ed Voltage Re	ference Perip ference Perip ference Perip	nce Selection I heral output is heral output is heral output is heral output is	off 2x (2.048V) <sup>(2)</sup> 1x (1.024V)					
	RRDY is always ed Voltage Refe									

3: See Section 14.0 "Temperature Indicator Module" for additional information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	_	_	ADFV	२<1:0>	96

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

## 14.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, *"Use and Calibration of the Internal Temperature Indicator"* (DS01333) for more details regarding the calibration process.

## 14.1 Circuit Operation

Figure 14-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 14-1 describes the output characteristics of the temperature indicator.

## EQUATION 14-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 13.0 "Fixed Voltage Reference (FVR)**" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

#### FIGURE 14-1: TEMPERATURE CIRCUIT DIAGRAM



## 14.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 14-1 shows the recommended minimum VDD vs. range setting.

#### TABLE 14-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

## 14.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 16.0 "Hardware Capacitive Voltage Divider (CVD) Module" for detailed information.

## 14.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200  $\mu$ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200  $\mu$ s between sequential conversions of the temperature indicator output.

TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR
--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG			ADFVF	R<1:0>	118


**Legend:** Shaded cells are unused by the temperature indicator module.

## 15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

#### FIGURE 15-1: ADC BLOCK DIAGRAM



The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

## 15.1 ADC Configuration

When configuring and using the ADC, the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Result formatting

#### 15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined								
	as a digital input may cause the input								
	buffer to conduct excess current.								

#### 15.1.2 CHANNEL SELECTION

There are up to eight channel selections available:

- AN<4:0> pins
- VREF+ (ADC positive reference)
- · Temperature Indicator
- FVR (Fixed Voltage Reference) Output

Refer to Section 13.0 "Fixed Voltage Reference (FVR)" and Section 14.0 "Temperature Indicator Module" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 16.1 "Hardware CVD Operation"** for more information.

#### 15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- VDD
- FVR (Fixed Voltage Reference)

See Section 13.0 "Fixed Voltage Reference (FVR)" for more details on the fixed voltage reference.

#### 15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the ADC conversion requirements in Section 21.0 "Electrical Specifications" for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

ADC Clock	Period (TAD)	Device Frequency (Fosc)							
ADC Clock Source	ADCS<2:0>	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz			
Fosc/2	000	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs			
Fosc/4	100	200 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	4.0 μs			
Fosc/8	001	400 ns <sup>(2)</sup>	0.5 μs <sup>(2)</sup>	1.0 μs	2.0 μs	8.0 μs <sup>(3)</sup>			
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs <sup>(3)</sup>			
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>			
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	64.0 μs <sup>(3)</sup>			
Frc	x11	1.0-6.0 μs <sup>(1,4)</sup>							


#### TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

**Note 1:** The FRC source has a typical TAD time of 1.6  $\mu$ s for VDD.

- 2: These values violate the minimum required TAD time.
- **3:** For faster conversion times, the selection of another clock source is recommended.
- **4:** The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock Fosc. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

#### FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



#### 15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

#### 15.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

#### FIGURE 15-3: 10-BIT ADC CONVERSION RESULT FORMAT



## 15.2 ADC Operation

#### 15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 15.2.6 "ADC Conver-
	sion Procedure".

#### 15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

#### 15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

#### 15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

#### 15.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger allows periodic ADC measurements without software intervention, using the TRIGSEL bits of the AADCON2 register. When this trigger occurs, the GO/DONE bit is set by hardware from the Timer0 Overflow.

#### TABLE 15-2: SPECIAL EVENT TRIGGER

Device	Source
PIC12LF1552	TMR0

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to **Section 17.0 "Timer0 Module**" for more information.

### 15.2.6 ADC CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (Refer to the TRIS register)
  - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - Select ADC input channel
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - Enable ADC interrupt
  - Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the  $GO/\overline{DONE}$  bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result in ADRES0H and ADRES0L.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

**Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

 Refer to Section 15.4 "ADC Acquisition Requirements".

### EXAMPLE 15-1: ADC CONVERSION

; This code block configures the ADC ; for polling, Vdd and Vss references, Frc ; clock and ANO input. ;Conversion start & polling for completion ; are included. BANKSEL ADCON1 MOVLW B'11110000' ;Right justify, Frc ;clock MOVWF ADCON1 ;Vdd and Vss Vref BANKSEL TRISA ; BSF TRISA,0 ;Set RAO to input BANKSEL ANSEL ; ANSEL,0 ;Set RA0 to analog BSF BANKSEL ADCON0 ; B'00000001' ;Select channel ANO MOVLW MOVWF ADCON0 ;Turn ADC On SampleTime ;Acquisiton delay CALL ADCON0, ADGO ; Start conversion BSF BTFSC ADCON0, ADGO ; Is conversion done? GOTO \$-1 ;No, test again BANKSEL ADRESOH ; ADRESOH,W ;Read upper 2 bits MOVF MOVWF RESULTHI ;store in GPR space BANKSEL ADRESOL ; ADRESOL,W ;Read lower 8 bits MOVF MOVWE RESULTLO ;Store in GPR space

## **15.3 ADC Register Definitions**

The following registers are used to control the operation of the ADC.

#### REGISTER 15-1: ADCON0: ADC CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
_			CHS<4:0>			GO/DONE	ADON				
pit 7	•					-	bit (				
Legend:	h:t	W/ - Writabla b	:4		antad hit road a	a (0)					
R = Readable		W = Writable b		U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets							
u = Bit is unch	anged	x = Bit is unkno		-n/n = Value at	POR and BOR/	value at all other	Resets				
'1' = Bit is set		'0' = Bit is clea	red								
bit 7	Unimplemen	ted: Read as '0'									
bit 6-2	CHS<4:0>: A	nalog Channel Se	elect bits								
			(Fixed Voltage Reference) Buffer 1 Output <sup>(1)</sup>								
		11110 = Reserved. No channel connected.									
		nperature Indicato									
		100 = Reserved. No channel connected.									
	11011 = Reserved. No channel connected.										
		010 = VREFH (ADC Positive Reference) 001 = Reserved. No channel connected.									
	11001 = Res	served. No channe	el connected.								
	•										
	•										
	00101 = <b>Re</b> s	served. No channe	el connected								
	00100 = AN										
	00011 = AN										
	00010 = AN	2									
	00001 = AN	1									
	00000 = AN	D									
bit 1	GO/DONE: A	DC Conversion S	tatus bit								
	1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle.										
		automatically clea									
	0 = ADC conv	version completed	/not in progress								
bit 0	ADON: ADC	Enable bit									
	1 = ADC is er	nabled									
	0 = ADC is dis	sabled and consu	mes no operatin	g current							
Note 1: Sa	Section 13.0	Eived Voltoge D	oforonoo (EVD)	" for more inform	ation						
Note 1: Se	e Section 13.0 '	'Fixed Voltage R	elerence (FVR)	IOI ITIOLE ITIOITI	auon.						

R/W-0/0 ADCS<2:0> W = Writable x = Bit is unk '0' = Bit is cle OC Result Format justified. Six Mos	e bit nown eared t Select bit	-n/n = Value a	U-0 — nented bit, read		bit
W = Writable x = Bit is unk '0' = Bit is cle C Result Format justified. Six Mos	e bit nown eared t Select bit	-n/n = Value a		1 as '0'	bit
x = Bit is unk '0' = Bit is cle C Result Format justified. Six Mos	nown eared	-n/n = Value a			
x = Bit is unk '0' = Bit is cle C Result Format justified. Six Mos	nown eared	-n/n = Value a			other Resets
x = Bit is unk '0' = Bit is cle C Result Format justified. Six Mos	nown eared	-n/n = Value a			other Resets
'0' = Bit is cle OC Result Format justified. Six Mos	eared		at POR and BO	R/Value at all o	other Resets
C Result Format justified. Six Mos	t Select bit				
justified. Six Mos					
stified. Six Least 1.	C	its of ADRESL a			
<ul> <li>&gt;: ADC Convers</li> <li>ac/2</li> <li>ac/32</li> <li>c) (clock supplied</li> <li>ac/4</li> <li>ac/16</li> <li>ac/64</li> <li>c) (clock supplied</li> </ul>	from a dedicat	ted RC oscillato			
ented: Read as	<b>'</b> 0 <b>'</b>				
is connected to verved is connected to o	VDD external VREF+	+ pin <sup>(1)</sup>		ule <sup>(1)</sup>	
er	is connected to ved is connected to is connected to i	is connected to VDD ved is connected to external VREF is connected to internal Fixed the FVR or the VREF+ pin as t	is connected to VDD ved is connected to external VREF+ pin <sup>(1)</sup> is connected to internal Fixed Voltage Referer the FVR or the VREF+ pin as the source of the	ved is connected to external VREF+ pin <sup>(1)</sup> is connected to internal Fixed Voltage Reference (FVR) mode the FVR or the VREF+ pin as the source of the positive refere	is connected to VDD ved

DS40001674D-page 106

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

#### **REGISTER 15-3:** ADRESOH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

bit 7-0 **ADRES<9:2>:** ADC Result Register bits Upper eight bits of 10-bit conversion result

#### **REGISTER 15-4:** ADRESOL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES   | S<1:0>  | —       | —       | —       | —       | _       | —       |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower two bits of 10-bit conversion result bit 5-0 Reserved: Do not use.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	_	_	—	-	ADRE	S<9:8>
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'			
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set		'0' = Bit is cleared					

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

#### REGISTER 15-6: ADRES0L: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<7:0>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADRES<7:0>**: ADC Result Register bits Lower eight bits of 10-bit conversion result

#### 15.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega \ 3.3V \ VDD$   
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ 

*The value for TC can be approximated with the following equations:* 

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 LSB$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} \\V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \qquad ;combining [1] and [2]$$

*Note: Where* n = number *of bits of the ADC.* 

Solving for TC:

$$T_{C} = -C_{HOLD}(R_{IC} + R_{SS} + R_{S}) \ln(1/511)$$
  
=  $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.001957)$   
=  $1.12\mu s$ 


Therefore:

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.42\mu s


**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.









Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_		CHS<4:0>				GO/DONE	ADON	105
ADCON1	ADFM		ADCS<2:0>		—	—	ADPRE	F<1:0>	106
ADRES0H	ADRES0H ADC Result Register High						107, 108		
ADRES0L	ADC Result	C Result Register Low					107, 108		
ANSELA	—		ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	89
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—	—	ADFVF	R<1:0>	96
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
PIE1	—	ADIE	_	—	SSPIE	—	—		58
PIR1	_	ADIF	_	—	SSPIF	—	—	_	60
TRISA	_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	88

TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for ADC module.

Note 1: Unimplemented, read as '1'.

### 16.0 HARDWARE CAPACITIVE VOLTAGE DIVIDER (CVD) MODULE

The hardware Capacitive Voltage Divider (CVD) module is a peripheral, which allows the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications.


The CVD operation begins with the ADC's internal sample and hold capacitor (CHOLD) being disconnected from the path which connects it to the external capacitive sensor node. While disconnected, CHOLD is pre-charged to VDD or VSS, while the path to the sensor node is also discharged to VDD or VSS. Typically, this node is discharged to the level opposite that of CHOLD. When the pre-charge phase is complete, the VDD/Vss bias paths for the two nodes are shut off and CHOLD and the path to the external sensor node are reconnected, at which time the acquisition phase of the CVD operation begins. During acquisition, a capacitive voltage divider is formed between the pre-charged CHOLD the and sensor nodes, which results in a final voltage level settling on CHOLD, which is determined by the capacitances and pre-charge levels of the two nodes involved. After acquisition, the ADC converts the voltage level held on CHOLD. This process is then

usually repeated with the selected pre-charge levels for both the CHOLD and the inverted sensor nodes. Figure 16-1 shows the waveform for two inverted CVD measurements, which is also known is differential CVD measurement.

In a typical application, an Analog-to-Digital Converter (ADC) channel is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. A capacitive change is detected on the ADC channel using the CVD conversion method when the end user places a finger over the PCB pad, the developer then can implement software to detect a touch or proximity event. Key features of this module include:


- · Automated double sample conversions
- Two result registers
- · Inversion of second sample
- · 7-bit pre-charge timer
- · 7-bit acquisition timer
- · Two guard ring output drives
- · Adjustable sample and hold capacitor array

Note: For more information on capacitive voltage divider sensing method refer to the Application Note AN1478, "mTouch<sup>™</sup> Sensing Solution Acquisition Methods Capacitive Voltage Divider" (DS01478).



#### FIGURE 16-1: DIFFERENTIAL CVD MEASUREMENT WAVEFORM





#### 16.1 Hardware CVD Operation

Capacitive Voltage Divider is a charge averaging capacitive sensing method. The hardware CVD module will automate the process of charging, averaging between the external sensor and the internal ADC sample and hold capacitor, and then initiating the ADC conversions. The whole process can be expanded into three stages: pre-charge, acquisition, and conversion. See Figure 16-5 for basic information on the timing of three stages.

#### 16.1.1 PRE-CHARGE TIMER

The pre-charge stage is an optional 1-127 instruction cycle time delay used to put the external ADC channel and the internal sample and hold capacitor (CHOLD) into pre-conditioned states. The pre-charge stage of conversion is enabled by writing a non-zero value to the ADPRE<6:0> bits of the AADPRE register. This stage is initiated when a conversion sequence is started by either the GO/DONE bit or a Special Event Trigger. When initiating an ADC conversion, if the ADPRE bits are cleared, this stage is skipped.

During the pre-charge time, CHOLD is disconnected from the outer portion of the sample path that leads to the external capacitive sensor and is connected to either VDD or VSS, depending on the value of the ADIPPOL bit of the AADCON3 register. At the same time, the port pin logic of the selected analog channel is overridden to drive a digital high or low out, in order to pre-charge the outer portion of the ADC's sample path, which includes the external sensor. The output polarity of this override is determined by the ADEPPOL bit of the AADCON3 register.

When both the ADOEN and ADOOEN bits of the AADCON3 register are set, the ADOUT pin is overridden during pre-charge. See Section 16.1.9 "Analog Bus Visibility" for more information. This override functions the same as the channel pin overrides, but the polarity is selected by the ADIPPOL bit of the AADCON3 register. See Figure 16-2.

Even though the analog channel of the pin is selected, the analog multiplexer is forced open during the precharge stage. The ADC multiplex or logic is overridden and disabled only during the pre-charge time.

#### 16.1.2 ACQUISITION TIMER

The acquisition timer controls the time allowed to acquire the signal to be sampled. The acquisition delay time is from 1 to 127 instruction cycles and is used to allow the voltage on the internal sample and hold capacitor (CHOLD) to settle to a final value through charge averaging. The acquisition time of conversion is enabled by writing a non-zero value to the ADACQ<6:0> bits of the AADACQ register. When the acquisition time is enabled, the time starts immediately following the pre-charge stage. If the ADPRE<6:0> bits of the AADPRE register are set to zero, the acquisition time is initiated by either setting the GO/DONE bit or a Special Event Trigger.

At the start of the acquisition stage, the port pin logic of the selected analog channel is again overridden to turn off the digital high/low output drivers so that they do not affect the final result of charge averaging. Also, the selected ADC channel is connected to CHOLD. This allows charge averaging to proceed between the precharged channel and the CHOLD capacitor. It is noted that the port pin logic override that occurs during acquisition related to the selected sample channel does not occur on the ADOUT pin (see Section 16.1.9 "Analog Bus Visibility") for more information.

#### 16.1.3 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the AADCON0 register must be set. Setting the GO/ DONE bit of the AADCON0 register or by the Special Event Trigger inputs will start the Analog-to-Digital conversion.

Once a conversion begins, it proceeds until complete, while the ADON bit is set. If the ADON bit is cleared, the conversion is halted. The  $GO/\overline{DONE}$  bit of the AADCON0 register indicates that a conversion is occurring, regardless of the starting trigger.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to Section Section 16.1.10 "Hardware CVD Double Conversion Procedure"

#### 16.1.4 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit of the AADCON0 register.
- Set the ADIF Interrupt Flag bit of the PIR1 register.
- Update the AADRESxH and AADRESxL registers with new conversion results.

#### 16.1.5 TERMINATING A CONVERSION

If a conversion must be terminated before completion, clear the GO/DONE bit. The AADRESxH and AADRESxL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted. The AADSTAT register can be used to track the status of the hardware CVD module during a conversion.

**Note:** A device Reset forces all registers to their reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

#### 16.1.6 DOUBLE SAMPLE CONVERSION

Double sampling can be enabled by setting the ADDSEN bit of the AADCON3 register. When this bit is set, two conversions are completed each time the GO/ DONE bit is set or a Special Event Trigger occurs. The GO/DONE bit remains set for the duration of both conversions and is used to signal the end of the conversion.

Without setting the ADIPEN bit, the double conversion will have identical charge/discharge on the internal and external capacitor for these two conversions. Setting the ADIPEN bit prior to a double conversion will allow the user to perform a pseudo-differential CVD measurement by subtracting the results from the double conversion. This is highly recommended for noise immunity purposes.

The result of the first conversion is written to the AADRES0H and AADRES0L registers. The second conversion starts two clock cycles after the first has completed, while the GO/DONE bit remains set. When the ADIPEN bit of AADCON3 is set, the value used by the ADC for the ADEPPOL, ADIPPOL, and GRDPOL bits are inverted. The value stored in those bit locations is unchanged. All other control signals remain unchanged from the first conversion. The result of the second conversion is stored in the AADRES1H and AADRES1L registers. See Figure 16-4 and Figure 16-5 for more information.


#### 16.1.7 GUARD RING OUTPUTS

The guard ring outputs consist of a pair of digital outputs from the hardware CVD module. This function is enabled by the GRDAOE and GRDBOE bits of the AADGRD register. Polarity of the output is controlled by the GRDPOL bit.


Once enabled and while ADON = 1, the guard ring outputs of the ADC are active at all times. The outputs are initialized at the start of the pre-charge stage to match the polarity of the GRDPOL bit. The guard output signal changes polarity at the start of the acquisition phase. The value stored by the GRDPOL bit does not change. When in double sampling mode, the ring output levels are inverted during the second precharge and acquisition phases if ADDSEN = 1 and ADIPEN = 1. For more information on the timing of the guard ring output, refer to Figure 16-4 and Figure 16-5.

A typical guard ring circuit is displayed in Figure 16-2. CGUARD represents the capacitance of the guard ring trace placed on a PCB board. The user selects values for RA and RB that will create a voltage profile on CGUARD, which will match the selected channel during acquisition.

The purpose of the guard ring is to generate a signal in phase with the CVD sensing signal to minimize the effects of the parasitic capacitance on sensing electrodes. It also can be used as a mutual drive for mutual capacitive sensing. For more information about active guard and mutual drive, see Application Note AN1478, "mTouch<sup>TM</sup> Sensing Solution Acquisition Methods Capacitive Voltage Divider" (DS01478).








# 16.1.8 ADDITIONAL SAMPLE AND HOLD CAPACITOR

Additional capacitance can be added in parallel with the sample and hold capacitor (CHOLD) by setting the ADDCAP<2:0> bits of the AADCAP register. This bit connects a digitally programmable capacitance to the ADC conversion bus, increasing the effective internal capacitance of the sample and hold capacitor in the ADC module. This is used to improve the match between internal and external capacitance for a better sensing performance. The additional capacitance does not affect analog performance of the ADC because it is not connected during conversion. See Figure 16-1.


#### 16.1.9 ANALOG BUS VISIBILITY

The ADOEN of the AADCON3 register can be used to connect the ADC conversion bus to the ADOUT pin. This connection can be used to monitor the state and behavior of the internal analog bus and it also can be used to improve the match between internal and external capacitance by connecting a external capacitor to increase the effective internal capacitance. The ADOEN bit provides the connection via a standard channel pass gate.

The ADOUT pin function can be overridden during the pre-charge stage of conversion. This override function is controlled by ADOOEN. The polarity of the override is set by the ADIPPOL bit. It should be noted that, outside of the pre-charge phase, no ADOUT override is in effect. Therefore, the user must manage the state of the ADOUT pin via the relevant TRIS bit in order to avoid unintended affects on conversion results. If the user wishes to have the ADOUT path active during conversions, then the relevant TRIS bit should be set to ensure that the ADOUT pin logic is in the Input mode during the acquisition phase of conversions.



#### FIGURE 16-5: HARDWARE CVD SEQUENCE TIMING DIAGRAM



3: The AADRES1L/H registers are set to zero during this period.

PIC12LF1552




FIGURE 16-7: DOUBLE SAMPLE CONVERSION SEQUENCE (ADDSEN = 1 AND ADIPEN = 1)

PIC12LF1552

#### 16.1.10 HARDWARE CVD DOUBLE CONVERSION PROCEDURE

This is an example procedure for using hardware CVD to perform a double conversion for differential CVD measurement with active guard drive.

- 1. Configure Port:
  - Enable pin output driver (Refer to the TRIS register).
  - Configure pin output low (Refer to the LAT register).
  - Disable weak pull-up (Refer to the WPU register).
- 2. Configure the ADC module:
  - Select an appropriate ADC conversion clock for your oscillator frequency.
  - Configure voltage reference.
  - · Select ADC input channel.
  - Turn on the ADC module.
- 3. Configure the hardware CVD module:
  - Configure charge polarity and double conversion.
  - Configure pre-charge and acquisition timer.
  - Configure guard ring (optional).
  - Select additional capacitance (optional).
- 4. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - Enable ADC interrupt
  - · Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- Start conversion by setting the GO/DONE bit or by enabling the Special Event Trigger in the ADDCON2 register.
- 6. Wait for the ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit.
  - Waiting for the ADC interrupt (interrupts enabled).
- 7. Read ADC result:
  - Conversion 1 result in ADDRES0H and ADDRES0L
  - Conversion 2 result in ADDRES1H and ADDRES1L
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

**Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

#### EXAMPLE 16-1: HARDWARE CVD DOUBLE CONVERSION

;for polli	block config ng, Vdd and Vs ANO input.	ures the ADC ss references, Fosc/16
;	-	
; The Hard ; double c	onversion, Gu	perform an inverted ard A and B drive are
; both ena		
;Conversio	n start & pol	ling for completion
are includ	ed.	
;		
BANKSEL	TRISA	
BCF	TRISA,0	;Set RAO to output
BANKSEL	LATA	
BCF	LATA, 0	;RA0 output low
BANKSEL	ANSELA	
BCF	ANSELA, 0	;Set RAO to digital
BANKSEL	WPUA	
BCF	WPUA,0	;Disable pull-up on
RA0		
; Initiali	ze ADC and Ha	rdware CVD
BANKSEL	AADCON0	
MOVLW	B'00000001'	;Select channel AN0
MOVWF	AADCON0	
BANKSEL	AADCON1	
MOVLW	B'11010000'	;Vdd and Vss Vref
MOVWF	AADCON1	
BANKSEL	AADCON3	
MOVLW		;Double and inverted
MOVWF	AADCON3	;ADOUT disabled
BANKSEL	AADPRE	
MOVLW	.10	
MOVWF	AADPRE	;Pre-charge Timer
BANKSEL	AADACQ	
MOVLW	.10	
MOVWF	AADACQ	;Acquisition Timer
BANKSEL	AADGRD	
MOVLW	B'11000000'	;Guard on A and B
MOVWF	AADGRD	
BANKSEL	AADCAP	
MOVLW	B'00000000'	
MOVWF	AADCAP	;No additional ;Capacitor
BANKSEL	ADCON0	,
BSF	ADCON0, GO	
BTFSC	ADCON0, GO	
GOTO	\$-1	;No, test again
0010	+ <u>-</u>	,, 0000 again
	F CONVERIONS	1.
BANKSEL	AADRESOH	;
MOVF	AADRESOH,W	;Read upper 2 bits
MOVWF	RESULTOH	;store in GPR space
MOVF	AADRESOL,W	;store in GPR space ;Read lower 8 bits
MOVWF	RESULTOL	;Store in GPR space
	F CONVERIONS	
BANKSEL	AADRES1H	; ;Read upper 2 bits
MOVF	AADRES1H,W	;Read upper 2 bits
MOVWF	RESULT1H	;store in GPR space
MOVF	AADRES1L,W	;Read lower 8 bits
MOVWF	RESULT1L	;Read lower 8 bits ;Store in GPR space

#### 16.1.11 HARDWARE CVD REGISTER MAPPING

The hardware CVD module is an enhanced expansion of the standard ADC module as stated in Section 15.0 "Analog-to-Digital Converter (ADC) Module" and is backward compatible with the other devices in this family. Control of the standard ADC module uses Bank 1 registers, see Table 16-1. This set of registers is mapped into Bank 14 with the control registers for the hardware CVD module. Although this subset of registers has different names, they are identical. Since the registers for the standard ADC are mapped into the Bank 14 address space, any changes to registers in Bank 1 will be reflected in Bank 14 and vice-versa.

# TABLE 16-1:HARDWARE CVD REGISTER<br/>MAPPING

[Bank 14 Address]	[Bank 1 Address]
Hardware CVD	ADC
[711h] AADCON0 <sup>(1)</sup>	[09Dh] ADCON0 <sup>(1)</sup>
[712h] AADCON1 <sup>(1)</sup>	[09Eh] ADCON1 <sup>(1)</sup>
[713h] AADCON2	[09Fh] ADCON2 <sup>(1)</sup>
[714h] AADCON3	
[715h] AADSTAT	
[716h] AADPRE	
[717h] AADACQ	
[718h] AADGRD	
[719h] AADCAP	
[71Ah] AADRES0L <sup>(1)</sup>	[09Bh] ADRES0L <sup>(1)</sup>
[71Bh] AADRES0H <sup>(1)</sup>	[09Ch] ADRES0H <sup>(1)</sup>
[71Ch] AADRES1L	
[71Dh] AADRES1H	

**Note 1:** Register is mapped in Bank 1 and Bank 14, using different names in each bank.

### 16.2 Register Definitions: Hardware CVD Control

### REGISTER 16-1: AADCON0: HARDWARE CVD CONTROL REGISTER 0<sup>(1)</sup>

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—			CHS<4:0>			GO/DONE	ADON
oit 7							bit (
Legend: R = Readable	a hit	W = Writable	bit	II – Unimpler	nented bit, rea	d as '0'	
u = Bit is unc		x = Bit is unkr		•		DR/Value at all o	ther Resets
1' = Bit is set	-	$(0)^{2} = Bit is clear$					
bit 7	Unimplemer	nted: Read as '	0'				
bit 6-2	CHS<4:0>: /	Analog Channel	Select bits				
		/R (Fixed Voltag			<sub>lt</sub> (2)		
		eserved. No cha		ed.			
	11101 = Te	mperature Indi	cator <sup>(3)</sup>	1			
		eserved. No cha					
		REFH (ADC Posi					
		eserved. No cha		,			
	•						
	•						
	•			1			
	00101 = Re	eserved. No cha	annel connecte	ed.			
	00100 = A						
	00010 = AN	-					
	00001 = AN						
	00000 = AN	N0					
bit 1	GO/DONE: A	ADC Conversion	n Status bit				
		version cycle in					
					e ADC convers	sion has comple	eted.
	0 = ADC con	version comple	ted/not in prog	ress			
bit 0	ADON: ADC						
	1 = ADC is e			anting a summer t			
		isabled and cor		•			
	e Section 16.1		-			ition.	
	e Section 13.0	-					
3: Se	e Section 14.0	"Temperature	Indicator Mo	dule" for more	information.		

REGISTE	R 16-2: AAD	CON1: HARDV	VARE CVD	CONTROL R	EGISTER 1 <sup>(1)</sup>			
R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	
ADFN	1	ADCS<2:0>		—	—	ADPRE	EF<1:0>	
bit 7							bit	
Legend:								
R = Read	able bit	W = Writable b	oit	U = Unimpler	nented bit, read	as '0'		
u = Bit is u	unchanged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all	other Resets	
'1' = Bit is	set	'0' = Bit is clea	'0' = Bit is cleared					
bit 7	1 = Right ju loaded	stified. Six Least S	Significant bit					
bit 6-4	111 = FRC 110 = Fosc 101 = Fosc 100 = Fosc	c/16 c/4 (clock supplied fro c/32 c/8	om a dedicate	ed RC oscillator				
bit 3-2	Unimplem	ented: Read as '0	3					
bit 1-0	11 = VREF 10 = VREF 01 = Rese	:0>: ADC Positive is connected to in is connected to ex ved is connected to V	ternal Fixed V (ternal VREF)	Voltage Referer		<sub>lle</sub> (2)		
Note 1: 2:	When selecting	<b>.1.11 "Hardware</b> the FVR or the VF e specification exi	REF+ pin as th	ne source of the	positive refere	nce, be aware		

### **REGISTER 16-2:** AADCON1: HARDWARE CVD CONTROL REGISTER 1<sup>(1)</sup>

REGIOTER IO	0. AABO				LOIDIENE		
U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
_		TRIGSEL<2:0>	>	—	—	_	—
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	

REGISTER 16-3:	AADCON2: HARDWARE CVD CONTROL REGISTER 2 <sup>(1)</sup>

R - Reauable	DIL		0 – Onimplemented bit, read as 0			
u = Bit is unch	nanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set		'0' = Bit is cleared				
bit 7	Unimpleme	ented: Read as '0'				

bit 6-4 TRIGSEL<2:0>: ADC Special Event Trigger Source Selection bits

- 111 = Reserved. Auto-conversion Trigger disabled.
- 110 = Reserved. Auto-conversion Trigger disabled.
- 101 = Reserved. Auto-conversion Trigger disabled.
- 100 = Reserved. Auto-conversion Trigger disabled.
- 011 = TMR0 Overflow
- 010 = Reserved. Auto-conversion Trigger disabled.
- 001 = Reserved. Auto-conversion Trigger disabled.
- 000 = No Auto Conversion Trigger Selection bits<sup>(2,3)</sup>

#### bit 3-0 Unimplemented: Read as '0'

#### Note 1: See Section 16.1.11 "Hardware CVD Register Mapping" for more information.

- 2: This is a rising edge sensitive input for all sources.
- **3:** Signal used to set the corresponding interrupt flag.

R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	
ADEPPOL	ADIPPOL	—	ADOEN	ADOOEN	_	ADIPEN	ADDSEN	
bit 7							bit (	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, rea	ad as '0'		
u = Bit is unch	•	x = Bit is unk	nown	-n/n = Value a	t POR and B	OR/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7		External Pre-ch	arge Polarity b	<sub>oit</sub> (1)				
			•	during pre-char	ge time			
	0 = Selected	d channel is she	orted to Vss du	uring pre-charge	time			
bit 6		ternal Pre-cha						
		s shorted to VR						
		s shorted to VR	÷ ·	-charge time				
bit 5	-	nted: Read as						
bit 4		OUT Output Er		(	1			
		nal connection		(normal passga	te)			
bit 3	ADOOEN: A	DOUT Override	e Enable bit					
	1 = ADOUT	pin is overridde	en during pre-o	charge with inter	nal polarity v	alue		
	0 = ADOUT	pin is not over	idden					
bit 2	Unimpleme	nted: Read as	0'					
bit 1	ADIPEN: AD	C Invert Polarit	y Enable bit					
	If ADDSEN =						<b>.</b>	
	•	out value of the econd convers		DIPPOL, and G	RDPOL bits ι	used by the AD	C are inverte	
		and ADC conversion		s like the first				
	If ADDSEN =							
	This bit has r	no effect.						
bit 0	ADDSEN: AI	DDSEN: ADC Double Sample Enable bit						
				onversion after c		conversion.		
	GO/DONE bit is not automatically clear at end of conversion 0 = ADC operates in the traditional, single conversion mode							
Note 1: Wh	nen the ADDSE	EN = 1 and $AD$	IPEN = 1; the	polarity of this o	utput is invert	ed for the seco	nd conversio	

time. The stored bit value does not change.

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	—	_	—	ADCONV	ADST	G<1:0>
bit 7							bit (
Legend:							
R = Reada	ble bit	W = Writable	e bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is u	nchanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is :	set	'0' = Bit is cle	eared				
bit 7-3	Unimpleme	nted: Read as	<b>'</b> 0 <b>'</b>				
bit 2	ADCONV: A	DC Conversion	n Status bit				
	1 = Indicate	s ADC in Conv	ersion Sequer	nce for AADRES	1H:AADRES1L	-	
	0 = Indicate GO/DO		ersion Sequer	nce for AADRES	0H:AADRES0L	(Also reads '	o' when
bit 1-0		>: ADC Stage \$	Status bit				
	11 = ADC module is in conversion stage						
		module is in ac	•				
	01 = ADC	module is in pre	e-charge stage	;			

#### REGISTER 16-6: AADPRE: HARDWARE CVD PRE-CHARGE CONTROL REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—				ADPRE<6:0>			
bit 7							bit 0

Legend:							
R = Reada	ible bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is u	nchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared					
bit 7	Unimpler	nented: Read as '0'					
bit 6-0	-	ADPRE<6:0>: Pre-charge Time Select bits <sup>(1)</sup>					
		111 1111 = Pre-charge for 127 instruction cycles					

		e ena ge			.,
111	1110 =	Pre-charge	for 126	instruction of	cycles

• 000 0001 = Pre-charge for 1 instruction cycle (Fosc/4) 000 0000 = ADC pre-charge time is disabled

**Note 1:** When the FRC clock is selected as the conversion clock source, it is also the clock used for the pre-charge and acquisition times.

:

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
_				ADACQ<6:0>					
bit 7							bit (		
Legend:									
R = Reada	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is s	set	'0' = Bit is cle	ared						
bit 7	Unimpleme	nted: Read as '	0'						
bit 6-0	ADACQ<6:0	)>: Acquisition/C	harge Share	Time Select bits	(1)				
	111 1111 = Acquisition/charge share for 127 instruction cycles								
	111 1110 = Acquisition/charge share for 126 instruction cycles								

#### REGISTER 16-7: AADACQ: HARDWARE CVD ACQUISITION TIME CONTROL REGISTER

000	0001 = Acquisition/charge share for one instruction cycle (Fosc/4)

- 000 0000 = ADC Acquisition/charge share time is disabled
- **Note 1:** When the FRC clock is selected as the conversion clock source, it is also the clock used for the pre-charge and acquisition times.

#### REGISTER 16-8: AADGRD: HARDWARE CVD GUARD RING CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	U-0
GRDBOE <sup>(2)</sup>	GRDAOE <sup>(2)</sup>	GRDPOL <sup>(1,2)</sup>			—	—	_
bit 7							bit 0

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is u	inchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets	
'1' = Bit is	set	'0' = Bit is cleared		
bit 7	GRDBOE: (	Guard Ring B Output Enable	bit <sup>(2)</sup>	
		uard ring output is enabled to C guard ring function to this p	ADGRDB pin. Its corresponding TRISx bit must be clear. in is enabled	
bit 6	GRDAOE: (	Guard Ring A Output Enable	bit <sup>(2)</sup>	
		uard Ring Output is enabled t C Guard Ring function is ena	o ADGRDA pin. Its corresponding TRISx, x bit must be clear. bled	
bit 5	GRDPOL: (	Guard Ring Polarity selection	bit <sup>(1,2)</sup>	
	•	•	tal high during pre-charge stage tal low during pre-charge stage	
bit 4-0	Unimpleme	ented: Read as '0'		
Note 1:		EN = 1 and ADIPEN = 1; the bit value does not change.	polarity of this output is inverted for the second conversion	
<ol> <li>Guard Ring outputs are maintained while ADON = 1. The ADGRDA output switches polarity at the acquisition time.</li> </ol>				

# REGISTER 16-9: AADCAP: HARDWARE CVD ADDITIONAL SAMPLE CAPACITOR SELECTION REGISTER

	REGIST	ER						
U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
						ADDCAP<2:0	>	
bit 7				·			bit 0	
Legend:								
R = Readable b	bit	W = Writable bit	t	U = Unimple	mented bit, re	ad as '0'		
u = Bit is uncha	u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleare	ed					
bit 7-3	Unimplement	ed: Read as '0'						
bit 2-0	ADDCAP: AD	C Additional Samp	ole Capacito	or Selection bits				
	111 = Nomin	al additional samp	ole capacito	r of 28 pF				
	110 = Nomin	al additional samp	ole capacito	r of 24 pF				
	101 = Nomin	al additional samp	ole capacito	r of 20 pF				
		al additional samp						
	011 = Nomin	al additional samp	ole capacito	r of 12 pF				

001 = Nominal additional sample capacitor of 4 pF 000 = Additional sample capacitor is disabled

010 = Nominal additional sample capacitor of 8 pF

## **REGISTER 16-10:** AADRESXH: HARDWARE CVD RESULT REGISTER MSB ADFM = $0^{(1)}$

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	Sx<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 AD<9:2>: Most Significant ADC results

Note 1: See Section 16.1.11 "Hardware CVD Register Mapping" for more information.

# **REGISTER 16-11:** AADRESxL: HARDWARE CVD RESULT REGISTER LSL ADFM = $0^{(1)}$

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
ADRES	x<1:0>	—	—	—	-	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **AD<1:0>**: ADC Result Register bits

Lower two bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

Note 1: See Section 16.1.11 "Hardware CVD Register Mapping" for more information.

## **REGISTER 16-12:** AADRESxH: HARDWARE CVD RESULT REGISTER MSB ADFM = $1^{(1)}$

U-0	U-0	U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u
—	—	—	—	—	—	ADRESx<9:8>	
bit 7							bit 0

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Reserved: Do not use.

bit 1-0 AD<9:8>: Most Significant ADC results

Note 1: See Section 16.1.11 "Hardware CVD Register Mapping" for more information.

### REGISTER 16-13: AADRESxL: HARDWARE CVD RESULT REGISTER LSB ADFM = 1<sup>(1)</sup>

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
ADRESx<7:0>								
bit 7								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **AD<7:0>**: ADC Result Register bits Lower two bits of 10-bit conversion result

Note 1: See Section 16.1.11 "Hardware CVD Register Mapping" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
AADCAP	—	_	_	—	—	ADDCAP<2:0>			127
AADCON0	—			CHS<4:0>			GO/DONE	ADON	121
AADCON1	ADFM		ADCS<2:0>		—	_	ADPRE	F<1:0>	122
AADCON2	—	Т	RIGSEL<2:0	>	—	—	_	—	123
AADCON3	ADEPPOL	ADIPPOL	_	ADOEN	ADOOEN	_	ADIPEN	ADDSEN	124
AADGRD	GRDBOE	GRDAOE	GRDPOL	—	—	_	-	_	126
AADPRE	—				ADPRE<6:0>	>			125
AADRES0H	ADC Result	ADC Result 0 Register High					128		
AADRES0L	ADC Result	esult 0 Register Low					128		
AADRES1H	ADC Result	1 Register H	Register High					129	
AADRES1L	ADC Result	C Result 1 Register Low					129		
AADSTAT	—			—	_	ADCONV	ADST	G<1:0>	125
AADACQ	—				ADACQ<6:0>	>			126
ANSELA	_		ANSA5	ANSA4	_	ANSA2	ANSA1	ANSA0	89
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—	_	ADFVI	R<1:0>	96
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
PIE1	_	ADIE	_	—	SSPIE	_	_	_	58
PIR1	_	ADIF	_	—	SSPIF	—	—	—	60
TRISA	_		TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	88

#### TABLE 16-2: SUMMARY OF REGISTERS ASSOCIATED WITH HARDWARE CVD

Legend: — = unimplemented read as '0'. Shaded cells are not used for hardware CVD module.

Note 1: Unimplemented, read as '1'.

### 17.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- · Programmable external clock edge selection
- Interrupt on overflow

Figure 17-1 is a block diagram of the Timer0 module.

#### 17.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

#### 17.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note:	The value written to the TMR0 register
	can be adjusted, in order to account for
	the two instruction cycle delay when
	TMR0 is written.


### 17.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION\_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION\_REG register.





#### 17.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION\_REG register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION\_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION\_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

#### 17.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

#### 17.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 21.0 "Electrical Specifications".

#### 17.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

### 17.2 Register Definitions: Option Register

#### R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 WPUEN INTEDG TMR0CS TMR0SE PSA PS<2:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7 WPUEN: Weak Pull-Up Enable bit 1 = All weak pull-ups are disabled (except $\overline{MCLR}$ , if it is enabled) 0 = Weak pull-ups are enabled by individual WPUx latch values bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of INT pin 0 = Interrupt on falling edge of INT pin bit 5 TMR0CS: Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (Fosc/4) bit 4 TMR0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is not assigned to the Timer0 module 0 = Prescaler is assigned to the Timer0 module bit 2-0 PS<2:0>: Prescaler Rate Select bits Bi e

#### REGISTER 17-1: OPTION\_REG: OPTION REGISTER

it Value	Timer0 Rate
000	1:2
001	1:4
010	1:8
011	1 : 16
100	1:32
101	1:64
110	1 : 128
111	1 : 256

#### TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
AADCON2		TRIGSEL<2:0>					_	_	123
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		133
TMR0	Holding Register for the 8-bit Timer0 Count					131*			
TRISA	_		TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	88

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

**Note 1:** Unimplemented, read as '1'.

### 18.0 MASTER SYNCHRONOUS SERIAL PORT MODULE

#### 18.1 Master SSP (MSSP1) Module Overview

The Master Synchronous Serial Port (MSSP1) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP1 module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 18-1 is a block diagram of the SPI interface module.

#### FIGURE 18-1: MSSP1 BLOCK DIAGRAM (SPI MODE)



Note: Register names, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required. The  $I^2C$  interface supports the following modes and features:


- Master mode
- Slave mode
- · Byte NACKing (Slave mode)
- · Limited Multi-master support
- · 7-bit and 10-bit addressing
- Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection


- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- Selectable SDA hold times

Figure 18-2 is a block diagram of the  $I^2C$  interface module in Master mode. Figure 18-3 is a diagram of the  $I^2C$  interface module in Slave mode.

The PIC12LF1552 has one MSSP module.

### FIGURE 18-2: MSSP1 BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MASTER MODE)





#### 18.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCK)
- · Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 18-1 shows the block diagram of the MSSP1 module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 18-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 18-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.

#### FIGURE 18-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION



#### 18.2.1 SPI MODE REGISTERS

The MSSP1 module has five registers for SPI mode operation. These are:

- MSSP1 STATUS register (SSPSTAT)
- MSSP1 Control Register 1 (SSPCON1)
- MSSP1 Control Register 3 (SSPCON3)
- MSSP1 Data Buffer register (SSPBUF)
- MSSP1 Address register (SSPADD)
- MSSP1 Shift register (SSPSR) (Not directly accessible)

SSPCON1 and SSPSTAT are the control and STATUS registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

In SPI master mode, SSPADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in Section 18.7 "Baud Rate Generator"

SSPSR is the shift register used for shifting data in and out. SSPBUF provides indirect access to the SSPSR register. SSPBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPBUF together create a buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

### 18.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCONx registers and then set the <u>SSPEN</u> bit. This configures the SDI, SDO, SCK and <u>SS</u> pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- · SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding
   TRIS bit cleared
- SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. The MSSP1 consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full Detect bit, BF of the SSPSTAT register, and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any SSPBUF during write to the register transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF of the SSPSTAT register, indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP1 interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSPSTAT register indicates the various Status conditions.




FIGURE 18-5: SPI MASTER/SLAVE CONNECTION

#### 18.2.3 SPI MASTER MODE


The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 18-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register and the CKE bit of the SSPSTAT register. This then, would give waveforms for SPI communication as shown in Figure 18-6, Figure 18-8, Figure 18-9 and Figure 18-10, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Fosc/(4 \* (SSPADD + 1))

Figure 18-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.



#### FIGURE 18-6: SPI MODE WAVEFORM (MASTER MODE)

#### 18.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

#### 18.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 18-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPCON3 register will enable writes to the SSPBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

#### 18.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 0100).

When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven.


When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with $\overline{SS}$ pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the $\overline{SS}$ pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable SS pin control.


**3:** While operated in SPI Slave mode the SMP bit of the SSPSTAT register must remain clear.


When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

### FIGURE 18-7: SPI DAISY-CHAIN CONNECTION










#### FIGURE 18-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



© 2012-2014 Microchip Technology Inc.

#### 18.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP1 clock is much faster than the system clock.

In Slave mode, when MSSP1 interrupts are enabled, after the master completes sending data, an MSSP1 interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP1 interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP1 interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_		ANSA5	ANSA4		ANSA2	ANSA1	ANSA0	86
APFCON	_	SDOSEL	SSSEL	SDSEL	_	—	_	_	86
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
PIE1	_	ADIE	—	-	SSPIE	—	—	-	58
PIR1	_	ADIF	_	_	SSPIF	—	_	_	60
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register				138*				
SSPCON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		182
SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	184
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	181
TRISA			TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	88

TABLE 18-1.	SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION
IADEE 10-1.	

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP1 in SPI mode.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.

#### 18.3 I<sup>2</sup>C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I<sup>2</sup>C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A Slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- Serial Clock (SCL)
- · Serial Data (SDA)

Figure 18-2 and Figure 18-3 show the block diagrams of the MSSP1 module when operating in I<sup>2</sup>C mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 18-11 shows a typical connection between two processors configured as master and slave devices.

The  $I^2C$  bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
   (master is transmitting data to a slave)
- Master Receive mode
   (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

#### FIGURE 18-11: I<sup>2</sup>C MASTER/ SLAVE CONNECTION



The Acknowledge bit  $(\overline{ACK})$  is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an ACK bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it first sends a not ACK bit in place of an ACK and then terminates the transfer with a Stop bit.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I<sup>2</sup>C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

#### 18.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

#### 18.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, there are three conditions under which a collision can occur:

- a) Two master devices may try to initiate a transmission on or about the same time
- A device acting as multiple devices on the bus (one of which is acting as a master) may collide with another master which is trying to access a slave address on the first device
- c) Two slaves may respond to a general call read at the same time

#### 18.3.2.1 Multi-Master Collision

In the first condition each master transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match loses arbitration and must stop transmitting on the SDA line. For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low.

The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating. The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it must also stop driving the SCL line. Then it can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission. It can do so without any complications because, so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

#### 18.3.2.2 Multi-Master with Slave Recovery

In the second condition there are essentially three entities on the bus: a master and a slave that reside within the same device, and a second master attempting to access the slave. If the master coupled to the slave loses the arbitration, then the slave must be able to recover and correctly respond to the second master. To accomplish this, the master which shares a device with the slave must use the  $I^2C$  Firmware Controller Master mode of operation. This mode utilizes software to perform the master function, while the slave monitors the bus as a separate entity allowing it to respond to the second master.

To detect a collision, each device transmitting on the bus must check the level of the SDA data line and compare it to the level that it expects to find. The first transmitter to observe that the two levels do not match loses arbitration, and it must drop off the bus as well as stop transmitting on the SDA line if it is acting as a master. For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low.

If two master devices send a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

#### 18.3.2.3 Multi-Slave Collision

When a system attempts a slave read from the General Call address, there is the possibility that more than one slave devices may attempt to return data to the master. When this happens, a read collision occurs and the slaves which fail the arbitration must fall off the bus and allow the winning device to continue its data transmission. Once the winning device has completed its data transfer, the master can then initiate an additional read from the General Call address to retrieve the second slave's data. In large systems this may require multiple reads by the master. Several protocols use this feature and the MSSP hardware incorporates a detection mechanism in the slave read to detect the condition and respond appropriately.

In most designs, arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support or even multi-slave systems that use General Call address reads.

#### 18.4 I<sup>2</sup>C MODE OPERATION

All MSSP1 I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC<sup>®</sup> microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

#### 18.4.1 BYTE FORMAT

All communication in  $I^2C$  is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

#### 18.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of I<sup>2</sup>C communication that have definitions specific to I<sup>2</sup>C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I<sup>2</sup>C<sup>TM</sup> specification.

#### 18.4.3 SDA AND SCL PINS

Selection of any  $I^2C$  mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note: Data is tied to output zero when an I<sup>2</sup>C mode is enabled.

#### 18.4.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSPCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

#### TABLE 18-2: I<sup>2</sup>C BUS TERMS

TABLE 18-2:	I <sup>2</sup> C BUS TERMS
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPADD.
Write Request	Slave receives a matching address with $R/\overline{W}$ bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the $R/W$ bit set, indicating that it wishes to clock data out of the slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is outputting and expected high state.

#### 18.4.5 START CONDITION

The  $I^2C$  specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 18-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the  $I^2C$  Specification that states no bus collision can occur on a Start.

#### 18.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Note: At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

#### 18.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 18-13 shows the wave form for a Restart condition.


In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/W bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.


#### 18.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

#### FIGURE 18-12: I<sup>2</sup>C START AND STOP CONDITIONS



#### FIGURE 18-13: I<sup>2</sup>C RESTART CONDITION



#### 18.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSPCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPCON3 register are clear.

There are certain conditions where an  $\overline{ACK}$  will not be sent by the slave. If the BF bit of the SSPSTAT register or the SSPOV bit of the SSPCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCL on the bus, the ACKTIM bit of the SSPCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

#### 18.5 I<sup>2</sup>C SLAVE MODE OPERATION

The MSSP1 Slave mode operates in one of four modes selected in the SSPM bits of SSPCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPIF additionally getting set upon detection of a Start, Restart, or Stop condition.

#### 18.5.1 SLAVE MODE ADDRESSES

The SSPADD register (Register 18-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 18-5) affects the address matching process. See **Section 18.5.9** "SSP **Mask Register**" for more information.

#### 18.5.1.1 I<sup>2</sup>C Slave 7-Bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

#### 18.5.1.2 I<sup>2</sup>C Slave 10-Bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPADD. Even if there is not an address match; SSPIF and UA are set, and SCL is held low until SSPADD is updated to receive a high byte again. When SSPADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

#### 18.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPSTAT register is set, or bit SSPOV of the SSPCON1 register is set. The BOEN bit of the SSPCON3 register modifies this operation. For more information see Register 18-4.

An MSSP1 interrupt is generated for each transferred data byte. Flag bit, SSPIF, must be cleared by software.

When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPCON1 register, except sometimes in 10-bit mode. See Section 18.2.3 "SPI Master Mode" for more detail.

#### 18.5.2.1 7-Bit Addressing Reception

This section describes a standard sequence of events for the MSSP1 module configured as an  $I^2C$  Slave in 7-bit Addressing mode. Figure 18-14 and Figure 18-15 are used as visual references for this description.

This is a step by step process of what typically must be done to accomplish  $\mathsf{I}^2\mathsf{C}$  communication.

- 1. Start bit detected.
- 2. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- 3. Matching address with  $R/\overline{W}$  bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSPIF bit.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSPIF bit.
- 10. Software clears SSPIF.
- 11. Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit of SSPSTAT, and the bus goes idle.

### 18.5.2.2 7-Bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus™ that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communication. Figure 18-16 displays a module using both address and data holding. Figure 18-17 includes the operation with the SEN bit of the SSPCON2 register set.


- 1. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPIF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSPIF.
- Slave can look at the ACKTIM bit of the SSPCON3 register to determine if the SSPIF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPIF.


Note: SSPIF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSPIF not set

- 11. SSPIF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt-on-Stop Detect is disabled, the slave will only know by polling the P bit of the SSPSTAT register.









#### 18.5.3 SLAVE TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see Section 18.5.6 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP1 interrupt is generated for each data transfer byte. The SSPIF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.

#### 18.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPCON3 register is set, the BCLIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLIF bit to handle a slave bus collision.

#### 18.5.3.2 7-Bit Transmission


A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 18-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPIF bit.
- 4. Slave hardware generates an ACK and sets SSPIF.
- 5. SSPIF bit is cleared by user.
- 6. Software reads the received address from SSPBUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.

Note 1: If the master ACKs the clock will be stretched.

 ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.

- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



#### 18.5.3.3 7-Bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPIF interrupt is set.


Figure 18-19 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.

- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCL line the CKP bit is cleared and SSPIF interrupt is generated.
- 4. Slave software clears SSPIF.
- 5. Slave software reads ACKTIM bit of SSPCON3 register, and  $R/\overline{W}$  and  $D/\overline{A}$  of the SSPSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSPCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the  $\overline{ACK}$  value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPIF.
- 12. Slave loads value to transmit to the master into SSPBUF setting the BF bit.

Note: <u>SSPBUF</u> cannot be loaded until after the <u>ACK</u>.

- 13. Slave sets CKP bit releasing the clock.
- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not ACK the slave releases the bus allowing the master to send a Stop and end the communication.

**Note:** Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.





#### 18.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP1 module configured as an  $I^2C$  Slave in 10-bit Addressing mode.

Figure 18-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- 2. Master sends Start condition; S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with  $R/\overline{W}$  bit clear; UA bit of the SSPSTAT register is set.
- 4. Slave sends ACK and SSPIF is set.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. Slave loads low address into SSPADD, releasing SCL.
- 8. Master sends matching low address byte to the Slave; UA bit is set.

Note: Updates to the SSPADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPIF is set.


Note: If the low address does not match, SSPIF and UA are still set so that the slave software can set SSPADD back to the high address. BF is not set because there is no match. CKP is unaffected.


- 10. Slave clears SSPIF.
- 11. Slave reads the received matching address from SSPBUF clearing BF.
- 12. Slave loads high address into SSPADD.
- Master clocks a data byte to the slave and clocks out the slaves ACK on the 9th SCL pulse; SSPIF is set.
- 14. If SEN bit of SSPCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPIF.
- 16. Slave reads the received byte from SSPBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


#### 18.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 18-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 18-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







#### 18.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low, effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data, it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSPCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

#### 18.5.6.1 Normal Clock Stretching

Following an  $\overline{ACK}$  if the R/ $\overline{W}$  bit of SSPSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPBUF with data to transfer to the master. If the SEN bit of SSPCON2 is set, the slave hardware will always stretch the clock after the  $\overline{ACK}$  sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPBUF was read before the 9th falling edge of SCL.
  - Previous versions of the module did not stretch the clock for a transmission if SSPBUF was loaded before the 9th falling edge of SCL. It is now always cleared for read requests.

#### 18.5.6.2 10-Bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSPADD.

**Note:** Previous versions of the module did not stretch the clock if the second address byte did not match.


#### 18.5.6.3 Byte NACKing

When AHEN bit of SSPCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCL for a received matching address byte. When DHEN bit of SSPCON3 is set; CKP is cleared after the 8th falling edge of SCL for received data.

Stretching after the 8th falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

#### 18.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 18-23).



#### FIGURE 18-23: CLOCK SYNCHRONIZATION TIMING

#### 18.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.


The general call address is a reserved address in the I<sup>2</sup>C protocol, defined as address 0x00. When the GCEN bit of the SSPCON<u>2</u> register is set, the slave module will automatically ACK the reception of this address regardless of the value stored in SSPADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave

software can read SSPBUF and respond. Figure 18-24 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCL. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.

#### FIGURE 18-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE



#### 18.5.9 SSP MASK REGISTER

An SSP Mask (SSPMSK) register (Register 18-5) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

### 18.6 I<sup>2</sup>C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPCON1 register and by setting the SSPEN bit. In Master mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP1 module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- · Start condition detected
- Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
  - Note 1: The MSSP1 module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur
    - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

#### 18.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.


In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the  $R/\overline{W}$  bit. In this case, the  $R/\overline{W}$  bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See Section 18.7 "Baud Rate Generator" for more detail.

#### 18.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 18-25).



### 18.6.3 WCOL STATUS FLAG


If the user writes the SSPBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPBUF was attempted while the module was not Idle.

Note:	Because queuing of events is not allowed,					
	writing to the lower five bits of SSPCON2					
	is disabled until the Start condition is					
	complete.					


#### 18.6.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 18-26), the user sets the Start Enable bit, SEN bit of the SSPCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the

FIGURE 18-26: FIRST START BIT TIMING



- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - 2: The Philips I<sup>2</sup>C<sup>™</sup> Specification states that a bus collision cannot occur on a Start.




#### 18.6.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 18-27) occurs when the RSEN bit of the SSPCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSPCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPSTAT register will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.





#### 18.6.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the

ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 18-28).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 18.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPSTAT register is set when the CPU writes to SSPBUF and is cleared when all eight bits are shifted out.

#### 18.6.6.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

#### 18.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPCON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

#### 18.6.6.4 Typical Transmit Sequence

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. The MSSP1 module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- 7. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 8. The MSSP1 module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 9. The user loads the SSPBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



#### 18.6.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception (Figure 18-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSPCON2 register.

Note:	The MSSP1 module must be in an Idle				
	state before the RCEN bit is set or the				
	RCEN bit will be disregarded.				

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP1 is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPCON2 register.

#### 18.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

#### 18.6.7.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 18.6.7.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### 18.6.7.4 Typical Receive Sequence

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. User writes SSPBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 7. The MSSP1 module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 8. User sets the RCEN bit of the SSPCON2 register and the Master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCL, SSPIF and BF are set.
- 10. User clears SSPIF and reads the received byte from SSPBUF, which clears the BF flag.
- 11. User either clears the SSPCON2 ACKDT bit to receive another byte or sets the ACKDT bit to suppress further data and then initiates the acknowledge sequence by setting the ACKEN bit.
- 12. Master's ACK or not ACK is clocked out to the slave and SSPIF is set.
- 13. User clears SSPIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. If the ACKDT bit was set in step 11, then the user can send a Stop to release the bus.



#### 18.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP1 module then goes into Idle mode (Figure 18-30).

#### 18.6.8.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### 18.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 18-31).


#### 18.6.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### Acknowledge sequence starts here, ACKEN automatically cleared write to SSPCON2 ACKEN = 1, ACKDT = 0 – Tbrg → -TBRG SDA ACK D0 SCL 8 9 SSPIF Cleared in SSPIF set at Cleared in software the end of receive software SSPIF set at the end of Acknowledge sequence Note: TBRG = one Baud Rate Generator period.

#### FIGURE 18-30: ACKNOWLEDGE SEQUENCE WAVEFORM





#### 18.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP1 interrupt is enabled).

#### 18.6.11 EFFECTS OF A RESET

A Reset disables the MSSP1 module and terminates the current transfer.

#### 18.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP1 module is disabled. Control of the  $I^2C$  bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- · Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 18.6.13 MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I<sup>2</sup>C port to its Idle state (Figure 18-32).


If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.



#### 18.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 18-33).
- b) SCL is sampled low before SDA is asserted low (Figure 18-34).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP1 module is reset to its Idle state (Figure 18-33).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 18-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and

counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






FIGURE 18-34: BUS COLLISION DURING START CONDITION (SCL = 0)





#### FIGURE 18-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION

### 18.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDA when SCL goes from low level to high level (Case 1).
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1' (Case 2).

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSPADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 18-36). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 18-37.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 18-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)








#### 18.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out (Case 1).
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high (Case 2).

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 18-38). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 18-39).

#### FIGURE 18-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 18-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	57
PIE1	—	ADIE	_	_	SSPIE	_	_	—	58
PIE2	—	—		_	BCLIE	_	_	_	59
PIR1	—	ADIF	_	_	SSPIF	_	_	—	60
PIR2	—	_	_	_	BCLIF	_	_	_	61
SSPADD	ADD<7:0>						185		
SSPBUF	MSSP1 Receive Buffer/Transmit Register					138*			
SSPCON1	WCOL SSPOV SSPEN CKP SSPM<3:0>					182			
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	183
SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	184
SSPMSK	MSK<7:0>						185		
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	181
TRISA	—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	88

TABLE 18-3: SUMMARY OF REGISTERS ASSOCIATED WITH I<sup>2</sup>C<sup>™</sup> OPERATION

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in  $I^2C^{TM}$  mode.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.

#### 18.7 BAUD RATE GENERATOR

The MSSP1 module has a Baud Rate Generator available for clock generation in both I<sup>2</sup>C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Register 18-6). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 18-40 triggers the value from SSPADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module


clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP1 is being operated in.

Table 18-4demonstratesclockratesbasedoninstructioncyclesandtheBRGvalueloadedintoSSPADD.



$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

#### FIGURE 18-40: BAUD RATE GENERATOR BLOCK DIAGRAM



**Note:** Values of 0x00, 0x01 and 0x02 are not valid for SSPADD when used as a Baud Rate Generator for I<sup>2</sup>C. This is an implementation limitation.

#### TABLE 18-4: MSSP1 CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz <sup>(1)</sup>
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz <sup>(1)</sup>
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

#### 18.7.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.

### 18.8 Register Definitions: MSSP Control

R/W/-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
	_	1	1		1	BF
UNL	DIA	1	0	1000	04	bit 0
	W = Writable b	it	U = Unimpler	nented bit, read as	ʻ0'	
ged	x = Bit is unkno	own	-n/n = Value a	at POR and BOR/V	alue at all other f	Resets
	'0' = Bit is clear	red				
	• •	it				
		of data output ti	me			
		Lie upod in Slov	ia mada			
1 = Slew rate	control disabled					
		•	•	)		
	-	t (SPI mode on	y)			
1 = Transmit o	occurs on transitio					
-		on from Idle to a	ctive clock state	e		
In I <sup>∠</sup> C <sup>™</sup> mode 1 = Enable inn	<u>only:</u> out logic so that th	resholds are co	ompliant with SI	MBus specification		
0 = Disable SN	MBus specific inp	uts				
	y. This bit is clear	ed when the MS	SSP1 module is	disabled, SSPEN	is cleared.)	
1 = Indicates t	hat a Stop bit has	been detected				
•	as not detected la	ist				
	v. This hit is cloar	od whon the M	SSD1 modulo is	disabled SSDEN	is cleared )	
•					is cleared.)	
0 = Start bit wa	as not detected la	ist	·	,		
This bit holds the to the next Sta	he R/W bit inform art bit, Stop bit, or	atio <u>n foll</u> owing t not ACK bit.	he last address	match. This bit is c	only valid from the	address match
In I <sup>2</sup> C Slave m						
In I <sup>2</sup> C Master r	mode:					
			CEN or ACKEN	will indicate if the	MSSP1 is in Idle	mode.
-						
		•	address in the	SSPADD register		
		e updated				
	_					
1 = Receive co	omplete, SSPBU					
		BUF is empty				
1 = Data trans	<u>mode only):</u> mit in progress (c	loes not include	the $\overline{ACK}$ and $\$$	Stop bits), SSPBUF	is full	
0 = Data trans						
	SPI Master model 1 = Input data 0 = Input data SPI Slave model SMP must be of In I <sup>2</sup> C Master of 1 = Slew rate CKE: SPI Clook In SPI Master 1 = Transmit of 0 = Transmit of 1 = Transmit of 1 = Enable input 0 = Disable SM D/A: Data/Add 1 = Indicates t 0 = Indicates t 0 = Stop bit (I <sup>2</sup> C mode only 1 = Indicates t 0 = Stop bit was S: Start bit (I <sup>2</sup> C mode only 1 = Indicates t 0 = Stop bit was S: Start bit (I <sup>2</sup> C mode only 1 = Indicates t 0 = Stop bit was R/W: Read/Wr This bit holds t to the next Stat In I <sup>2</sup> C Slave m 1 = Read 0 = Write In I <sup>2</sup> C Master of 1 = Transmit 0 = Transmit 0 = Transmit 0 = Transmit 0 = Transmit 0 = Receive of 1 = Receive of 1 = Receive of 1 = Receive of 1 = Data trans	CKE $D/\overline{A}$ W = Writable bgedx = Bit is unknown'0' = Bit is cleanSMP: SPI Data Input Sample bSPI Master mode:1 = Input data sampled at end c0 = Input data sampled at end c0 = Input data sampled at end d0 = Input data sampled at end d0 = Slew rate control disabled0 = Slew rate control enabled fCKE: SPI Clock Edge Select biIn SPI Master or Slave mode:1 = Transmit occurs on transitic0 = Transmit occurs on transitic0 = Transmit occurs on transitic0 = Indicates that the last byte f0 = Indicates that the last byte f0 = Indicates that the last byte f0 = Indicates that a Stop bit has0 = Stop bit(I <sup>2</sup> C mode only. This bit is clear1 = Indicates that a Stop bit has0 = Stop bit was not detected laS: Start bit(I <sup>2</sup> C mode only. This bit is clear1 = Indicates that a Stop bit has0 = Start bit was not detected laR/W: Read/Write bit informationThis bit holds the R/W bit informto the next Start bit, Stop bit, or1 = Read0 = Write1 = Read0 = Write1 = Transmit is in progress0 = Transmit is not in progress0 = Receive (SPI and I <sup>2</sup> C modes): </td <td>CKE         D/Ā         P           W = Writable bit         W = Writable bit           ged         x = Bit is unknown '0' = Bit is cleared           SMP: SPI Data Input Sample bit         SPI Master mode:           1 = Input data sampled at end of data output tii 0 = Input data sampled at middle of data output SPI Slave mode:           SMP must be cleared when SPI is used in Slave In I<sup>2</sup>C Master or Slave mode:           1 = Slew rate control disabled for Standard Sp 0 = Slew rate control enabled for High Speed I           CKE: SPI Clock Edge Select bit (SPI mode onl In SPI Master or Slave mode:           1 = Transmit occurs on transition from active to 0 = Transmit occurs on transition from ldle to a In I<sup>2</sup>CT<sup>M</sup> mode only:           1 = Tanable input logic so that thresholds are co 0 = Disable SMBus specific inputs           D/A: Data/Address bit (I<sup>2</sup>C mode only)           1 = Indicates that the last byte received or tran 0 = Indicates that a Stop bit has been detected 0 = Stop bit           (I<sup>2</sup>C mode only. This bit is cleared when the MS 1 = Indicates that a Stop bit has been detected 0 = Start bit was not detected last           RW: Read/Write bit information (I<sup>2</sup>C mode only)           1 = Transmit is in progress 0 = Transmit is not in progress 0 = Transmit is not</td> <td>CKE       D/Ā       P       S         W = Writable bit       U = Unimplent         ged       x = Bit is unknown       -n/n = Value a         '0' = Bit is cleared       '0' = Bit is cleared         SMP: SPI Data Input Sample bit       SPI Master mode:         1 = Input data sampled at end of data output time       on = Input data sampled at middle of data output time         SPI Slave mode:       SMP must be cleared when SPI is used in Slave mode       (100         1 = Siew rate control disabled for Standard Speed mode (100       0 = Slew rate control disabled for Standard Speed mode (400 kHz         CKE: SPI Clock Edge Select bit (SPI mode only)       In ETransmit occurs on transition from active to Idle clock state         In <sup>2</sup>C<sup>™</sup> mode only:       1 = Transmit occurs on transition from ldle to active clock state         In <sup>2</sup>C<sup>™</sup> mode only:       1 = Indicates that the last byte received or transmitted was dat         0 = Disable SMBus specific inputs       D/A: Data/Address bit (1<sup>2</sup>C mode only)         1 = Indicates that a Stop bit has been detected last (this bit is 10 = Stop bit         (l<sup>2</sup>C mode only. This bit is cleared when the MSSP1 module is 11 = Indicates that a Stop bit has been detected last (this bit is 10 = Stop bit was not detected last         RW: Read/Write bit information (l<sup>2</sup>C mode only)       This bit holds the R/W bit information following the last address to the next Start bit, Stop bit, or not ACK bit.         In <sup>2</sup></td> <td>CKE         D/Ā         P         S         R/W           W = Writable bit         U = Unimplemented bit, read as ged         x = Bit is unknown         -n/n = Value at POR and BOR/V           '0' = Bit is cleared         '0' = Bit is cleared         SMP: SPI Data Input Sample bit         SPI Master mode:           1 = Input data sampled at end of data output time         0 = Input data sampled at middle of data output time         SPI Master mode:           SMP must be cleared when SPI is used in Slave mode         In <i>C</i> Master or Slave mode:         1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz)           0 = Slew rate control disabled for Standard Speed mode (100 kHz)         CKE: SPI Clock Edge Select bit (SPI mode only)           In Ernable input logic so that thresholds are compliant with SMBus specification         0 = Transmit occurs on transition from active to Idle clock state           0 = Transmit occurs on transition from ldle to active clock state         In <i>C</i> mode only:         1 = Enable input logic so that thresholds are compliant with SMBus specification           0 = Disable SMBus specific inputs         D/A: Data/Address bit (<sup>2</sup>C mode only)         1 = Indicates that the last byte received or transmitted was data         0 = Indicates that Stop bit per ereceived or transmitted was data         0 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)         0 = Stop bit           (<sup>1/2</sup> mode only. This bit is cleared when the MSSP1 module is disabled, SSPEN         1 = Indi</td> <td>CKE         D/Ā         P         S         R/W         UA           W = Writable bit         U = Unimplemented bit, read as 10'         as 30'         as 30'         as 30'           ged         x = Bit is unknown         -n/n = Value at POR and BORValue at all other F         0' = Bit is cleared           SMP: SPI Data Input Sample bit         SPI Assampted at end of data output time         0' = Input data sampled at end of data output time           SPI Data Input Sample bit         SPI Master mode:         1         1         1           SMP must be cleared when SPI is used in Slave mode         In/2'C Master or Slave mode:         1         1           1 = Siew rate control enabled for High Speed mode (400 kHz)         CKE: SPI Clock Edge Select bit (SPI mode only)         In SPI Master or Slave mode:         1         1         Transmit occurs on transition from late to active clock state         1         1         1         Inamit occurs on transition from late to active clock state         1&lt;</td>	CKE         D/Ā         P           W = Writable bit         W = Writable bit           ged         x = Bit is unknown '0' = Bit is cleared           SMP: SPI Data Input Sample bit         SPI Master mode:           1 = Input data sampled at end of data output tii 0 = Input data sampled at middle of data output SPI Slave mode:           SMP must be cleared when SPI is used in Slave In I <sup>2</sup> C Master or Slave mode:           1 = Slew rate control disabled for Standard Sp 0 = Slew rate control enabled for High Speed I           CKE: SPI Clock Edge Select bit (SPI mode onl In SPI Master or Slave mode:           1 = Transmit occurs on transition from active to 0 = Transmit occurs on transition from ldle to a In I <sup>2</sup> CT <sup>M</sup> mode only:           1 = Tanable input logic so that thresholds are co 0 = Disable SMBus specific inputs           D/A: Data/Address bit (I <sup>2</sup> C mode only)           1 = Indicates that the last byte received or tran 0 = Indicates that a Stop bit has been detected 0 = Stop bit           (I <sup>2</sup> C mode only. This bit is cleared when the MS 1 = Indicates that a Stop bit has been detected 0 = Start bit was not detected last           RW: Read/Write bit information (I <sup>2</sup> C mode only)           1 = Transmit is in progress 0 = Transmit is not	CKE       D/Ā       P       S         W = Writable bit       U = Unimplent         ged       x = Bit is unknown       -n/n = Value a         '0' = Bit is cleared       '0' = Bit is cleared         SMP: SPI Data Input Sample bit       SPI Master mode:         1 = Input data sampled at end of data output time       on = Input data sampled at middle of data output time         SPI Slave mode:       SMP must be cleared when SPI is used in Slave mode       (100         1 = Siew rate control disabled for Standard Speed mode (100       0 = Slew rate control disabled for Standard Speed mode (400 kHz         CKE: SPI Clock Edge Select bit (SPI mode only)       In ETransmit occurs on transition from active to Idle clock state         In <sup>2</sup> C <sup>™</sup> mode only:       1 = Transmit occurs on transition from ldle to active clock state         In <sup>2</sup> C <sup>™</sup> mode only:       1 = Indicates that the last byte received or transmitted was dat         0 = Disable SMBus specific inputs       D/A: Data/Address bit (1 <sup>2</sup> C mode only)         1 = Indicates that a Stop bit has been detected last (this bit is 10 = Stop bit         (l <sup>2</sup> C mode only. This bit is cleared when the MSSP1 module is 11 = Indicates that a Stop bit has been detected last (this bit is 10 = Stop bit was not detected last         RW: Read/Write bit information (l <sup>2</sup> C mode only)       This bit holds the R/W bit information following the last address to the next Start bit, Stop bit, or not ACK bit.         In <sup>2</sup>	CKE         D/Ā         P         S         R/W           W = Writable bit         U = Unimplemented bit, read as ged         x = Bit is unknown         -n/n = Value at POR and BOR/V           '0' = Bit is cleared         '0' = Bit is cleared         SMP: SPI Data Input Sample bit         SPI Master mode:           1 = Input data sampled at end of data output time         0 = Input data sampled at middle of data output time         SPI Master mode:           SMP must be cleared when SPI is used in Slave mode         In <i>C</i> Master or Slave mode:         1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz)           0 = Slew rate control disabled for Standard Speed mode (100 kHz)         CKE: SPI Clock Edge Select bit (SPI mode only)           In Ernable input logic so that thresholds are compliant with SMBus specification         0 = Transmit occurs on transition from active to Idle clock state           0 = Transmit occurs on transition from ldle to active clock state         In <i>C</i> mode only:         1 = Enable input logic so that thresholds are compliant with SMBus specification           0 = Disable SMBus specific inputs         D/A: Data/Address bit ( <sup>2</sup> C mode only)         1 = Indicates that the last byte received or transmitted was data         0 = Indicates that Stop bit per ereceived or transmitted was data         0 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)         0 = Stop bit           ( <sup>1/2</sup> mode only. This bit is cleared when the MSSP1 module is disabled, SSPEN         1 = Indi	CKE         D/Ā         P         S         R/W         UA           W = Writable bit         U = Unimplemented bit, read as 10'         as 30'         as 30'         as 30'           ged         x = Bit is unknown         -n/n = Value at POR and BORValue at all other F         0' = Bit is cleared           SMP: SPI Data Input Sample bit         SPI Assampted at end of data output time         0' = Input data sampled at end of data output time           SPI Data Input Sample bit         SPI Master mode:         1         1         1           SMP must be cleared when SPI is used in Slave mode         In/2'C Master or Slave mode:         1         1           1 = Siew rate control enabled for High Speed mode (400 kHz)         CKE: SPI Clock Edge Select bit (SPI mode only)         In SPI Master or Slave mode:         1         1         Transmit occurs on transition from late to active clock state         1         1         1         Inamit occurs on transition from late to active clock state         1<

### REGISTER 18-1: SSPSTAT: SSP STATUS REGISTER

### REGISTER 18-2: SSPCON1: SSP CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPOV	SSPEN	CKP		SSP	/<3:0>	
bit 7							bit
Legend:							
R = Readable bit		W = Writable bit		U = Unimplement	ted bit, read as '0'		
u = Bit is unchang	ged	x = Bit is unknow	n	-n/n = Value at P	OR and BOR/Value	at all other Resets	
'1' = Bit is set		'0' = Bit is cleared	ł	HS = Bit is set by	hardware	C = User cleared	
bit 7	<ul> <li>0 = No collision</li> <li><u>Slave mode:</u></li> </ul>	he SSPBUF registe n		while the I <sup>2</sup> C conditi			be started
	0 = No collision					· · · · · · ,	
bit 6	In SPI mode: 1 = A new byte Overflow cc setting over SSPBUF re 0 = No overflow In I <sup>2</sup> C mode: 1 = A byte is n	an only occur in Slav rflow. In Master mode egister (must be clea w eceived while the S leared in software).	e SSPBUF registe e mode. In Slave e, the overflow bit red in software).	er is still holding the pr mode, the user must is not set since each r is still holding the p	read the SSPBUF, intervention (and the second terms of the second terms of the second terms of the second terms	even if only transmitti ransmission) is initiati	ng data, to avoid ed by writing to th
bit 5	In both modes, w In SPI mode: 1 = Enables se 0 = Disables su In I <sup>2</sup> C mode: 1 = Enables the	rial port and configu erial port and config	e pins must be pr res SCK, SDO, S ures these pins igures the SDA a	nd SCL pins as the sc	rce of the serial port		
bit 4	0 = Idle state for In I <sup>2</sup> C Slave moo SCL release con 1 = Enable clock	clock is a high leve clock is a low level de: trol cow (clock stretch). ( <u>ode:</u>		data setup time.)			
bit 3-0	0000 = SPI Mas 0001 = SPI Mas 0010 = SPI Mas 0011 = Reserve 0100 = SPI Slav 0101 = SPI Slav 0101 = I <sup>2</sup> C Slav 0101 = I <sup>2</sup> C Slav 1001 = Reserve 1010 = SPI Mas 1011 = I <sup>2</sup> C firmv 1000 = Reserve 1101 = Reserve 1101 = I <sup>2</sup> C Slav	re mode, clock = SC re mode, clock = SC e mode, 7-bit addre e mode, 10-bit addr ter mode, clock = Fo d ter mode, clock = F vare controlled Mas d d e mode, 7-bit addre	osc/4 osc/16 osc/64 K pin, <u>SS</u> pin co K pin, <u>SS</u> pin co ss ess osc / (4 * (SSPA ter mode (Slave ss with Start and	ntrol enabled ntrol disabled, <del>SS</del> ca DD+1)) <sup>(4)</sup> ID+1)) <sup>(5)</sup>	nabled	in	
2: Wh 3: Wh 4: SS	Master mode, the ov en enabled, these p en enabled, the SD PADD values of 0, 1	rerflow bit is not set bins must be proper A and SCL pins mu	since each new y configured as st be configured rted for I <sup>2</sup> C mode	reception (and trans input or output. as inputs. e.		by writing to the SS	PBUF register.

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0		
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7				•	•		bit (		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
u = Bit is uncl	nanged	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is cle	eared	HC = Cleared	d by hardware	S = User set			
			0						
bit 7			e bit (in I <sup>2</sup> C Sla	• •			-		
			errupt when a general call address (0x00 or 00h) is received in the SSPSR all address disabled						
bit 6			tatus bit (in I <sup>2</sup> C	mode only)					
		edge was not r		mode enjy					
	0 = Acknowle	edge was recei	ived						
bit 5	ACKDT: Ack	nowledge Data	a bit (in I <sup>2</sup> C mo	de only)					
	In Receive m								
			user initiates a	an Acknowledg	ge sequence at	the end of a ree	ceive		
	1 = Not Ackn 0 = Acknowle	0							
bit 4		•	uence Enable	bit (in I <sup>2</sup> C Mas	ter mode only)				
	In Master Re				,, ,, , , , , , , , , , , , , ,				
			sequence on	SDA and S	SCL pins, and	transmit ACk	CDT data bi		
		ically cleared b							
		edge sequenc							
bit 3			(in I <sup>2</sup> C Master I	mode only)					
	1 = Enables 0 = Receive i	Receive mode	for I-C						
bit 2			e bit (in I <sup>2</sup> C Ma	ister mode onl	V)				
	SCK Release				<i>y</i> /				
			n SDA and SC	L pins. Autom	atically cleared	by hardware.			
	0 = Stop con				-	-			
bit 1	RSEN: Repeated Start Condition Enable bit (in I <sup>2</sup> C Master mode only)								
		1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.							
	•	d Start conditio							
bit 0		SEN: Start Condition Enable/Stretch Enable bit							
	In Master mo		n SDA and SC	I nine Autom	atically cleared	by bardware			
	0 = Start con					by naroware.			
	In Slave mod	le:							
				ave transmit a	nd slave receive	e (stretch enabl	ed)		
	0 = Clock str	etching is disal	bled						
Note 1: Fo	r bits ACKEN, F	RCEN, PEN, R	SEN, SEN: If t	he I <sup>2</sup> C module	is not in the Idl	e mode, this bi	t may not be		

### REGISTER 18-3: SSPCON2: SSP CONTROL REGISTER 2

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

#### R/W-0/0 R-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 ACKTIM PCIE SCIE BOEN SDAHT SBCDE AHEN DHEN bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared ACKTIM: Acknowledge Time Status bit (I<sup>2</sup>C mode only)<sup>(3)</sup> bit 7 1 = Indicates the I<sup>2</sup>C bus is in an Acknowledge sequence, set on 8<sup>TH</sup> falling edge of SCL clock 0 = Not an Acknowledge sequence, cleared on 9<sup>TH</sup> rising edge of SCL clock **PCIE**: Stop Condition Interrupt Enable bit (I<sup>2</sup>C mode only) bit 6 1 = Enable interrupt on detection of Stop condition 0 = Stop detection interrupts are disabled<sup>(2)</sup> **SCIE**: Start Condition Interrupt Enable bit (I<sup>2</sup>C mode only) bit 5 1 = Enable interrupt on detection of Start or Restart conditions 0 = Start detection interrupts are disabled<sup>(2)</sup> bit 4 BOEN: Buffer Overwrite Enable bit In SPI Slave mode:(1) 1 = SSPBUF updates every time that a new data byte is shifted in ignoring the BF bit 0 = If new byte is received with BF bit of the SSPSTAT register already set, SSPOV bit of the SSPCON1 register is set, and the buffer is not updated In I<sup>2</sup>C Master mode and SPI Master mode: This bit is ignored. In I<sup>2</sup>C Slave mode: 1 = SSPBUF is updated and ACK is generated for a received address/data byte, ignoring the state of the SSPOV bit only if the BF bit = 0. 0 = SSPBUF is only updated when SSPOV is clear **SDAHT:** SDA Hold Time Selection bit (I<sup>2</sup>C mode only) bit 3 1 = Minimum of 300 ns hold time on SDA after the falling edge of SCL 0 = Minimum of 100 ns hold time on SDA after the falling edge of SCL bit 2 **SBCDE:** Slave Mode Bus Collision Detect Enable bit (I<sup>2</sup>C Slave mode only) If on the rising edge of SCL, SDA is sampled low when the module is outputting a high state, the BCLIF bit of the PIR2 register is set, and bus goes idle 1 = Enable slave bus collision interrupts 0 = Slave bus collision interrupts are disabled **AHEN:** Address Hold Enable bit (I<sup>2</sup>C Slave mode only) bit 1 1 = Following the 8th falling edge of SCL for a matching received address byte; CKP bit of the SSPCON1 register will be cleared and the SCL will be held low. 0 = Address holding is disabled **DHEN:** Data Hold Enable bit (I<sup>2</sup>C Slave mode only) bit 0 1 = Following the 8th falling edge of SCL for a received data byte; slave hardware clears the CKP bit of the SSPCON1 register and SCL is held low. 0 = Data holding is disabled Note 1: For daisy-chained SPI operation; allows the user to ignore all but the last received byte. SSPOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPBUF.

#### REGISTER 18-4: SSPCON3: SSP CONTROL REGISTER 3

- 2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.
- 3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
			MSł	<b>&lt;</b> <7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is se	t	'0' = Bit is cleared						
bit 7-1	MSK<7:1>: Mask bits							
1 = The received address bit n is compared to SSPADD <n> to detect I<sup>2</sup>C address match</n>					tch			
	0 = The rec	ceived address bit n is not used to detect I <sup>2</sup> C address match						
bit 0 <b>MSK&lt;0&gt;:</b> Mask bit for I <sup>2</sup> C Slave mode, 10-bit Address								
	-	$^{2}$ C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):						
		The mean $\frac{1}{2}$ and $\frac{1}{2}$ is a similar of the OODADD (0) to detect $\frac{1}{2}$ and $\frac{1}{2}$						

### REGISTER 18-5: SSPMSK: SSP MASK REGISTER

1 = The received address bit 0 is compared to SSPADD<0> to detect  $I^2C$  address match

0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match

I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

### REGISTER 18-6: SSPADD: MSSP1 ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ADD<7:0>							
bit 7						bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### Master mode:

bit 7-0	ADD<7:0>: Baud Rate Clock Divider bits
	SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

#### <u>10-Bit Slave mode — Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

### <u>10-Bit Slave mode — Least Significant Address Byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address
---------------------------------

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

### 19.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSP<sup>™</sup> programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP<sup>™</sup> programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the Program Memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP<sup>™</sup> refer to the "*PIC12LF1552 Memory Programming Specification*" (DS41642).

### 19.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

### 19.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC<sup>®</sup> Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete,  $\overline{\text{MCLR}}$  must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the  $\overline{\text{MCLR}}$  Reset function is automatically enabled and cannot be disabled. See **Section 6.5 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

### **19.3 Common Programming Interfaces**


Connection to a target device is typically done through an ICSP<sup>™</sup> header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 19-1.





Another connector often found in use with the PICkit™ programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 19-2.






For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 19-3 for more information.





### 20.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 20-3 lists the instructions recognized by the MPASM<sup>TM</sup> assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

### 20.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 20-1:	OPCODE FIELD
	DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or $1$ ). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

### TABLE 20-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

### FIGURE 20-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register	operations 6 0
OPCODE d	f (FILE #)
d = 0 for destination W d = 1 for destination f f = 7-bit file register ad	
Bit-oriented file register op 13 10 9	perations 7 6 0
	BIT #) f (FILE #)
b = 3-bit bit address f = 7-bit file register ad	ldress
Literal and control operati	ions
General	-
13 8 OPCODE	7 0 k (literal)
	, ,
k = 8-bit immediate va	llue
CALL and GOTO instructions	only
13 11 10	0
OPCODE	k (literal)
k = 11-bit immediate va	alue
MOVLP instruction only 13	7 6 0
OPCODE	k (literal)
k = 7-bit immediate va	
13 OPCODE	5 4 0 k (literal)
k = 5-bit immediate val	
BRA instruction only 13 9	8 0
OPCODE	k (literal)
k = 9-bit immediate va	
FSR Offset instructions	
13 7 OPCODE	6 5 0 n k (literal)
n = appropriate FSR k = 6-bit immediate va	
FSR Increment instructions 13	3210
OPCODE	n m (mode)
n = appropriate FSR m = 2-bit mode value	
OPCODE only 13	0
OPCO	
L	

Mnen	nonic,	Description			14-Bit	Opcode	e	Status	N - 4
Operands		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE R	REGISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED S	SKIP OPERATIO	ONS					
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
	1	BIT-ORIENTED FILE RE		RATION	IS		I		
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED SI		NS		1	1		
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	OPERA		<b>T</b>						•
ADDLW	k	Add literal and W	1	11	1110		kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000		kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100		kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	レレレレ	Z	1

### TABLE 20-3: PIC12LF1552 INSTRUCTION SET

**Note 1:** If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

Mnen	nonic,	Description	Cycles		14-Bit	Opcode	)	Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	-	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0 k k k	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPER	TIONS						
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	-	No Operation	1	00	0000	0000	0000		
OPTION	-	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED						
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0 nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	1nmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	kkkk		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk			2

### TABLE 20-3: PIC12LF1552 INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

### 20.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n $\in$ [ 0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h-FFFFh. Moving beyond these bounds will cause the FSR to

ANDLW	AND literal with W
Syntax:	[ <i>label</i> ] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.


ADDLW	Add literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

wrap-around.

ANDWF	AND W with f
Syntax:	[ <i>label</i> ] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[ <i>label</i> ] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[ <i>label</i> ]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \ \in \ [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.



ADDWFC	ADD W and CARRY bit to f
--------	--------------------------

Syntax:	[ <i>label</i> ] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[ <i>label</i> ]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = 0</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[ <i>label</i> ]BRA label [ <i>label</i> ]BRA \$+k
Operands:	-256 $\leq$ label - PC + 1 $\leq$ 255 -256 $\leq$ k $\leq$ 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + $1 + k$ . This instruction is a 2-cycle instruction. This branch has a limited range.

BRW	Relative Branch with W
Syntax:	[ <i>label</i> ] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$ . This instruction is a 2-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[ label ] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSS	Bit Test f, Skip if Set
Syntax:	[ <i>label</i> ]BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC<10:0>, \\ (PCLATH<6:3>) \rightarrow PC<14:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ 0 \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \underline{\text{TO}} \\ 1 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits $\overline{TO}$ and $\overline{PD}$ are set.

CALLW	Subroutine Call With W
Syntax:	[ label ] CALLW
Operands:	None
Operation:	(PC) +1 $\rightarrow$ TOS, (W) $\rightarrow$ PC<7:0>, (PCLATH<6:0>) $\rightarrow$ PC<14:8>
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.

COMF	Complement f
Syntax:	[ <i>label</i> ] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[ <i>label</i> ] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[ <i>label</i> ] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

# CLRWClear WSyntax:[label] CLRWOperands:NoneOperation: $00h \rightarrow (W)$ <br/> $1 \rightarrow Z$ Status Affected:ZDescription:W register is cleared. Zero bit (Z) is<br/>set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> $\rightarrow$ PC<14:11>

 Status Affected:
 None

 Description:
 GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[ <i>label</i> ] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W	
Syntax:	[ <i>label</i> ] IORLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	(W) .OR. $k \rightarrow$ (W)	
Status Affected:	Z	
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.	

INCF	Increment f	
Syntax:	[ <i>label</i> ] INCF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$	
Operation:	(f) + 1 $\rightarrow$ (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

IORWF	Inclusive OR W with f	
Syntax:	[ <i>label</i> ] IORWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(W) .OR. (f) $\rightarrow$ (destination)	
Status Affected:	Z	
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

LSLF	Logical Left Shift	MOVF	Move f
Syntax:	[ <i>label</i> ]LSLF f{,d}	Syntax:	[ <i>label</i> ] MOVF f,d
Operands:	$0 \le f \le 127$ d $\in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f < 7 >) \rightarrow C$	Operation:	$(f) \rightarrow (dest)$
$(f<6:0>) \rightarrow dest<7:1>$	$(f<6:0>) \rightarrow dest<7:1>$ 0 $\rightarrow dest<0>$	Status Affected:	Z
Status Affected:	C, Z	Description:	The contents of register f is moved to a destination dependent upon the
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.		status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
	C register f -0	Words:	1
		Cycles:	1
		Example:	MOVF FSR, 0
LSRF	Logical Right Shift		After Instruction W = value in FSR register
Syntax:	[ <i>label</i> ]LSRF f{,d}		Z = 1

Syntax:	[ <i>label</i> ] LSRF f {,d}	
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$	
Operation:	0 → dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,	
Status Affected:	C, Z	
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.	
	0→ register f → C	

MOVIW	Move INDFn to W
Syntax:	[ <i>label</i> ] MOVIW ++FSRn [ <i>label</i> ] MOVIWFSRn [ <i>label</i> ] MOVIW FSRn++ [ <i>label</i> ] MOVIW FSRn [ <i>label</i> ] MOVIW k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{• FSR + 1 (preincrement)} \\ &\text{• FSR - 1 (predecrement)} \\ &\text{• FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{• FSR + 1 (all increments)} \\ &\text{• FSR - 1 (all decrements)} \\ &\text{• Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

**Note:** The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

MOVLB	Move literal to BSR	
Syntax:	[ <i>label</i> ]MOVLB k	
Operands:	$0 \leq k \leq 15$	
Operation:	$k \rightarrow BSR$	
Status Affected:	None	
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).	

MOVLP	Move literal to PCLATH		
Syntax:	[ <i>label</i> ]MOVLP k		
Operands:	$0 \le k \le 127$		
Operation:	$k \rightarrow PCLATH$		
Status Affected:	None		
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.		
MOVLW	Move literal to W		
Syntax:	[ <i>label</i> ] MOVLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$k \rightarrow (W)$		
Status Affected:	None		
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.		
Words:	1		
Cycles:	1		
Example:	MOVLW 0x5A		
	After Instruction W = 0x5A		
MOVWF	Move W to f		
Syntax:	[ <i>label</i> ] MOVWF f		
Operands:	$0 \leq f \leq 127$		
Operation:	$(W) \rightarrow (f)$		
Status Affected:	None		
Description:	Move data from W register to register 'f'.		
Words:	1		
Cycles:	1		
Example:	MOVWF OPTION_REG		
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F		

ΜΟνωι	Move W to INDFn
Syntax:	[ <i>label</i> ] MOVWI ++FSRn [ <i>label</i> ] MOVWIFSRn [ <i>label</i> ] MOVWI FSRn++ [ <i>label</i> ] MOVWI FSRn [ <i>label</i> ] MOVWI k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\label{eq:W} \begin{split} W & \rightarrow \text{INDFn} \\ \text{Effective address is determined by} \\ \bullet \ \text{FSR} + 1 \ (\text{preincrement}) \\ \bullet \ \text{FSR} - 1 \ (\text{predecrement}) \\ \bullet \ \text{FSR} + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be} \\ \text{either:} \\ \bullet \ \text{FSR} + 1 \ (\text{all increments}) \\ \bullet \ \text{FSR} - 1 \ (\text{all decrements}) \\ \text{Unchanged} \end{split}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION\_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the $\overline{RI}$ flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.

RETFIE	Return from Interrupt	
Syntax:	[ <i>label</i> ] RETFIE k	
Operands:	None	
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$	
Status Affected:	None	
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.	
Words:	1	
Cycles:	2	
Example:	RETFIE	
	After Interrupt PC = TOS GIE = 1	

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.

RETLW	Return with literal in W	RLF	Pototo Loft f through Corry		
Syntax:	[ <i>label</i> ] RETLW k		Rotate Left f through Carry		
Operands:	$0 \le k \le 255$	Syntax:	[ <i>label</i> ] RLF f,d		
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC	Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Status Affected:	None	Operation:	See description below		
Description:	The W register is loaded with the 8-bit	Status Affected:	С		
	literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is		
Words:	1		stored back in register 'f'.		
Cycles:	2		C Register f		
Example:	CALL TABLE;W contains table	Words:	1		
	;offset value • ;W now has table value	Cycles:	1		
TABLE	•	Example:	RLF REG1,0		
	•		Before Instruction		
	ADDWF PC ;W = offset		REG1 = 1110 0110		
	RETLW k1 ;Begin table RETLW k2 ;		C = 0		
	•		After Instruction		
	•		REG1 = 1110 0110		
	•		W = 1100 1100		
	RETLW kn ; End of table		C = 1		
	Before Instruction W = 0x07 After Instruction				

W = value of k8

RRF	Rotate Right f through Carry
Syntax:	[ <i>label</i> ] RRF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.



SUBLW	Subtract V	V from literal
Syntax:	[label] S	UBLW k
Operands:	$0 \le k \le 255$	
Operation:	$k \text{-} (W) \rightarrow (V$	V)
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register.	
	<b>C =</b> 0	W > k
	<b>C =</b> 1	$W \le k$
	DC = 0	W<3:0> > k<3:0>

**DC =** 1

 $W<3:0> \le k<3:0>$ 

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{PD}$ is cleared. Time-out Status bit, $\overline{TO}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W	from f
Syntax:	[label] SL	IBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$	
Operation:	(f) - (W) $\rightarrow$ (destination)	
Status Affected:	C, DC, Z	
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.	
	<b>C =</b> 0	W > f
	C = 1	$W \leq f$
	DC = 0	W<3:0> > f<3:0>
	DC = 1	$W<3:0> \le f<3:0>$

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[ <i>label</i> ] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W							
Syntax:	[ <i>label</i> ] XORLW k							
Operands:	$0 \le k \le 255$							
Operation:	(W) .XOR. $k \rightarrow (W)$							
Status Affected:	Z							
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.							

TRIS	Load TRIS Register with W
Syntax:	[ <i>label</i> ] TRIS f
Operands:	$5 \leq f \leq 7$
Operation:	(W) $\rightarrow$ TRIS register 'f'
Status Affected:	None
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.

XORWF	Exclusive OR W with f						
Syntax:	[ <i>label</i> ] XORWF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$						
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)						
Status Affected:	Z						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						


### 21.0 ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150∖C
Voltage on VDD with respect to VSS	
Voltage on MCLR with respect to Vss	-0.3 <u>1 to +9.</u> 0V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	
Maximum current out of Vss pin, -40°C $\leq$ TA $\leq$ +85°C for industrial	
Maximum current out of Vss pin, -40°C $\leq$ TA $\leq$ +125°C for extended	
Maximum current into VDD pin, -40°C $\leq$ TA $\leq$ +85°C for industrial	
Maximum current into VDD pin, -40°C $\leq$ TA $\leq$ +125°C for extended	
Clamp current, Ik (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x { $IDD_{7}$	$\Sigma + \Sigma $ {(VRD - VOH) x IOH} + $\Sigma$ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

### FIGURE 21-1: PIC12LF1552 VOLTAGE FREQUENCY GRAPH, -40°C ≤ TA ≤ +125°C



PIC12LF1552			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param. No.	Sym.	Characteristic	Min. Typ.† Max. Units Conditions							
D001	Vdd	Supply Voltage (VDDMIN, VDDMAX)								
			1.8 2.5	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32-MHz			
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	—	_	V	Device in Sleep mode			
D002A*	VPOR*	Power-on Reset Release Voltage	_	1.6	_	V				
D002B*	VPORR*	Power-on Reset Rearm Voltage	_	0.8	_	V				
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	-7 -8 -7 -8	 	6 6 6 6	9%	1.024V, VDD ≥ 2.5V, 85°C ( <b>Note 2</b> ) 1.024V, VDD ≥ 2.5V, 125°C ( <b>Note 2</b> ) 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C			
D003C*	TCVFVR	Temperature Coefficient, Fixed Voltage Reference	—	-130	$\langle $	ppm/%C				
D003D*	$\Delta VFVR/$ $\Delta VIN$	Line Regulation, Fixed Voltage Reference	—	0/270		~ %N	V			
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05			V/ms	See Section 6.1 "Power-on Reset (POR)" for details.			


### 21.1 DC Characteristics: PIC12LF1552-I/E (Industrial, Extended)

\* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: For proper operation, the minimum value of the ADC positive voltage reference must be 1.8V or greater. When selecting the FVR or the VREF+ pin as the source of the ADC positive voltage reference, be aware that the voltage must be 1.8V or greater.



#### FIGURE 21-2: POR AND POR REARM WITH SLOW RISING VDD

PIC12LF	1552	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param.	Device	Min.	Typ.†	Max.	Units		Conditions	
No.	Characteristics		190.1	Max.	Onits	Vdd	Note	
	Supply Current (IDD)	(1, 2)						
D010			2.5	18	μA	1.8	Fosc = 31 kHz	
			4	20	μA	3.0		
D011			0.35	0.70	mA	1.8	Fosc = 8 MHz	
		_	0.5	1.10	mA	3.0	HFINTOSC mode	
D012			0.5	1.2	mA	1.8	Fosc = 16 MHz	
		—	0.75	1.75	mA	3.0	HFINTOSC mode	
D013		-	1.4	3.5	mA	3.0	Fosc ≠ 32 MHz HFINTOSC mode with PLL	
D014		_	3	17	μA	1,8	Fosc = 32 kHz	
		_	5	20	μA	3.0	ÈCL mode	
D015		_	11	40	μÂ	71.8	Eqsć = 500 kHz	
			16	60 <	j A	3.0	ECL mode	
D016			23	65	) AM	1.8	Fosc = 1 MHz	
			36	(100 )	μΑ	3.0	ECM mode	
D017		_	75	250	μA	<sup>√</sup> 1.8	Fosc = 4 MHz	
		—	120	430	/µA/	3.0	ECM mode	
D018		-	0.65	1.5	mA	3.0	Fosc = 20 MHz ECH mode	

### 21.2 DC Characteristics: PIC12LF1552-I/E (Industrial, Extended)

† Data in "Typ." column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLKIN = external square wave, from rail-to-rail; at I/Q pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

### 21.3 DC Characteristics: PIC12LF1552-I/E (Power-Down)

PIC12LF	1552	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$						85°C for industrial
Param.	Device	Min	T +	Max.	Max.	Unite		Conditions
No.	Characteristics	win.	Тур.†	+85°C	+125°C	Units	VDD	Note
	Power-down Base Cu	ırrent (	(IPD) <sup>(2)</sup>					
D020			0.02	1.0	8	μA	1.8	WDT, BOR, FVR, and TIOSC
			0.03	2	9	μA	3.0	disabled, all Peripherals Inactive
D021			0.24	2	9	μA	1.8	LPWDT Current (Note 1)
			0.37	3	10	μA	3.0	
D022		—	13	28	30	μA	1.8	FVR current (Note 1)
			22	30	33	μA	3.0	
D023		—	6.5	17	20	μA	3.0	BOR Current (Note 1)
D024		—	0.1	4	10	μA	3.0	LPBOR Current
D025		—	0.03	3.5	9	μA	1.8	ADC Current (Note 1, Note 3), no
			0.04	4.0	10	μĄ	3.0	conversion in progress
D026*			250		_	μΑ	1.8	ADC Current (Note 1, Note 3),
			250	_	<	μA	3.0	conversion in progress

\* These parameters are characterized but not tested.

† Data in "Typ." column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base HDD of HPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: ADC oscillator source is FRC.

#### 21.4 DC Characteristics: PIC12LF1552-I/E

DC CHA	RACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$							
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions			
	VIL	Input Low Voltage								
		I/O PORT:								
D030		with TTL buffer	—		0.15 VD D	V	1.8V ≤ VDD ≤ 3.6V			
D031		with Schmitt Trigger buffer	_	_	0.2 VDD	/v/	2,0V <del>≤ VDD ≤ ,</del> 3.6V			
D032		MCLR		_	0.2 VDD	ý				
	VIH	Input High Voltage								
		I/O ports:		_		_	$\square \bigcirc \square$			
D040		with TTL buffer	0.25 VDD + 0.8	_		$\searrow$	$1.8V \leq VDD \leq 3.6V$			
D041		with Schmitt Trigger buffer	0.8 VDD	<	$- \neq \checkmark$	/v	$2.0V \le V\text{DD} \le 3.6V$			
D042		MCLR	0.8 VDD	$\langle \rangle$		$\setminus V$				
	lı∟	Input Leakage Current <sup>(1)</sup>				/				
D060		I/O ports		±5 ±5	± 125 ± 1000	nA nA	Vss $\leq$ VPIN $\leq$ VDD, Pin at high-impedance at 85°C 125°C			
D061		MCLR <sup>(2)</sup>	$  \geq   $	± 50	> ± 200	nA	$VSS \le VPIN \le VDD at 85^{\circ}C$			
	IPUR	Weak Pull-up Current			,					
D070*			25	100	200	μΑ	VDD = 3.3V, VPIN = VSS			
	Vol	Output Low Voltage <sup>(3)</sup>								
D080		I/O ports		_	0.6	V	IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V			
	Vон	Output High Voltage <sup>(3)</sup>								
D090		I/O ports	VDD - 0.7	_	_	V	IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V			
		Capacitive Loading Specs on Qui	tput Pins							
D101A*		All I/O pins	_	_	50	pF				

These parameters are characterized but not tested.

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. t

Note 1: Negative current is defined as current sourced by the pin.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Including OSC2 in CLKOUT mode. 3:

### 21.5 Memory Programming Requirements

				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions		
		Program Memory Programming Specifications							
D110	VIHH	Voltage on MCLR/VPP pin	8.0	—	9.0	V	(Note 2)		
D111	IDDP	Supply Current during Programming	_	—	10	mA			
D112	VBE	VDD for Bulk Erase	2.7	_	VDDMAX	V			
D113	VPEW	VDD for Write or Row Erase	VDDMIN	_	VDDMAX	V			
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	—	_	1.0	mA			
D115	IDDPGM	Current on VDD during Erase/Write	—	—	5.0	MM	$\overline{\gamma}$		
		Program Flash Memory							
D121	Eр	Cell Endurance	10K	—		E/W	-40°C to +85°C (Note 1)		
D122	VPRW	VDD for Read/Write	VDDMIN	_	VDDMAX	V Ì			
D123	Tiw	Self-timed Write Cycle Time	_	2	2.5	∽ ms			
D124	TRETD	Characteristic Retention	-	40	X	Year	Provided no other specifications are violated		
D125	EHEFC	High-Endurance Flash Cell	100K			È/W	0°C to +60°C, Lower byte, Last 128 Addresses in Flash Memory		

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Self-write and Block Erase.

2: Required only if single-supply programming is disabled.

٦

#### 21.6 **Thermal Considerations**

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Sym.	Characteristic	Тур.	Units	Conditions						
θJA	Thermal Resistance Junction to Ambient	89.3	°C/W	8-pin PDIP package \						
		149.5	°C/W	8-pin SOIC package						
		211	°C/W	8-pin MSOP package						
		60	°C/W	8-pin UDFN 2X3mm package						
θJC	Thermal Resistance Junction to Case	43.1	°C/W	8-pin PDIP package						
		39.9	°C/W	8-pin SOIC package						
		39	°C/W	8-pin MSOP package						
		11	°C/W	8-pin UDFN 2X3mm package						
TJMAX	Maximum Junction Temperature	150	°C 〈							
PD	Power Dissipation	_	W	RD = PINTERNAL + PI/O						
PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD <sup>(1)</sup>						
Pı/o	I/O Power Dissipation	— <	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$						
Pder	Derated Power	_	W	PDER = PDMAX (TJ - TA)/0JA <sup>(2)</sup>						
	ng tempera Sym. θJA θJC θJC TJMAX PD PINTERNAL PI/O	ng temperature       -40°C ≤ TA ≤ +125°C         Sym.       Characteristic         θJA       Thermal Resistance Junction to Ambient         θJC       Thermal Resistance Junction to Case         Π       Hermal Resistance Junction to Case         TJMAX       Maximum Junction Temperature         PD       Power Dissipation         PI/O       I/O Power Dissipation	Ng temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Sym.CharacteristicTyp. $\theta$ JAThermal Resistance Junction to Ambient89.3 $149.5$ 211 $211$ 60 $\theta$ JCThermal Resistance Junction to Case43.1 $39.9$ 39 $111$ 11TJMAXMaximum Junction Temperature150PDPower Dissipation—PINTERNALInternal Power Dissipation—PI/OI/O Power Dissipation—	Ing temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Typ.UnitsØJAThermal Resistance Junction to Ambient $89.3 \ ^{\circ}C/W$ $149.5 \ ^{\circ}C/W$ ØJAThermal Resistance Junction to Ambient $89.3 \ ^{\circ}C/W$ $211 \ ^{\circ}C/W$ ØJCThermal Resistance Junction to Case $43.1 \ ^{\circ}C/W$ $60 \ ^{\circ}C/W$ ØJCThermal Resistance Junction to Case $43.1 \ ^{\circ}C/W$ $39.9 \ ^{\circ}C/W$ ØJCThermal Resistance Junction to Case $41.1 \ ^{\circ}C/W$ $39.9 \ ^{\circ}C/W$ ØJCThermal Resistance Junction to Case $41.1 \ ^{\circ}C/W$ $39.9 \ ^{\circ}C/W$ ØJCThermal Resistance Junction to Case $41.1 \ ^{\circ}C/W$ $39.9 \ ^{\circ}C/W$ ØJDPower DissipationWWPINTERNALInternal Power DissipationWPI/OI/O Power DissipationW						

Standard Operating Conditions (unless otherwise stated)


Note 1: IDD is current to run the chip alone without driving any load on the output pins.
2: TA = Ambient Temperature; TJ = Junction Temperature;

#### 21.7 **Timing Parameter Symbology**

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS Т F Т Frequency Time Lowercase letters (pp) and their meanings: pp CCP1 сс osc CLKIN CLKOUT RD ck rd CS RD or WR cs rw di SDIx SCKx SC SS SDO do SS **T0CKI** dt Data in t0 I/O PORT T1CKI io t1 MCLR WR⁄ mc wr Uppercase letters and their meanings: S F Ρ Fall Period Н High R Rise Invalid (High-impedance) I √alid ١. 7 High-impedance Low L **FIGURE 21-3:** LOAD CONDITIONS Load Condition Pin ٢î ∕∕ss Legend: CL = 50 pF for all pins.

### 21.8 AC Characteristics: PIC12LF1552-I/E



### TABLE 21-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}C \le TA \le +125^{\circ}C$ 

Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions		
OS01	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	_	0.5	MHz	EC Oscillator mode (low)		
			DC	—	4	MHz	EC Oscillator mode (medium)		
			DC	_	20	MHz	EC Oscillator mode (high)		
OS02	Tosc	External CLKIN Period <sup>(1)</sup>	50	_	×	ns	EC mode		
OS03	TCY	Instruction Cycle Time <sup>(1)</sup>	200	—	DC	ns	Tcy = Fosc/4		

These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

### TABLE 21-2: OSCILLATOR PARAMETERS


Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions		
OS08	HFosc	Internal Calibrated HFINTOSC Frequency	$\not\vdash$	16.0	<ul> <li>—</li> </ul>	MHz	$0^{\circ}C \le TA \le +85^{\circ}C$		
OS08A	HFTOL	Frequency Tolerance	$\sum$	<u>+</u> 3	_	%	25°C, 16MHz		
				) ±6	—	%	$0^{\circ}C \leq T\!A \leq$ +85°C, 16 MHz		
OS09	LFosc	Internal LFINTOSC Frequency	$\langle \rangle$	31	_	kHz	$-40^\circ C \le TA \le +125^\circ C$		
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	/_	5	8	μS			

These parameters are characterized but not tested.

+ Data in "Typ." column is at 3 0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible, 0.1 µF and 0.81 µF values in parallel are recommended.






#### **TABLE 21-3**: **CLKOUT AND I/O TIMING PARAMETERS**


	Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C $\leq$ TA $\leq$ +125°C								
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions		
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ <sup>(1)</sup>	$\searrow$	—	70	ns	VDD = 3.3-3.6V		
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ (1)	<u> </u>	_	72	ns	VDD = 3.3-3.6V		
OS13	TckL2ioV	CLKOUT↓ to Port out valte(1)	Y _	_	20	ns			
OS14	TioV2ckH	Port input valid before CLKOUT (1)	Tosc + 200 ns	_	_	ns			
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 3.3-3.6V		
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Rort input invalid (I/O in hold time)	50	—	—	ns	VDD = 3.3-3.6V		
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	—	—	ns			
OS18*	TioR	Port output rise time (2)	—	15	32	ns	VDD = 2.0V		
OS19*	TioF /	Port output fail time <sup>(2)</sup>	—	28	55	ns	VDD = 2.0V		
OS20*	Tinp 🧹	INT pip input high or low time	25	—	—	ns			
OS21*	Tioc	Interrupt-on-change new input level time	25	—	—	ns			

\* These parameters are characterized but not tested.
 † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.
 Note 1: Measurements are taken in EC mode where CLKOUT output is 4 x Tosc.



### FIGURE 21-6: RESET, WATCHDOG TIMER AND POWER-UP TIMER TIMING






### TABLE 21-4:RESET, WATCHDOG TIMER, POWER-UP TIMER AND BROWN-OUT RESET<br/>PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C $\leq$ TA $\leq$ +125°C								
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions	
30	ТмсL	MCLR Pulse Width (low)	2 5	_		μS μS	-40°C to +85°C +85°C to +125°C	
31	Twdtlp	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-3.6V, 1.16 Prescaler used	
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms	$\sum$	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset		—	2.0	μs		
35	VBOR	Brown-out Reset Voltage <sup>(1)</sup>	2.55 1.80	2.70 1.90	2.85 2.05	V V	BORV = 0 BORV = 1	
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	∕~40°℃ to +85°℃	
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5	μs	$VDD \leq VBOR$	

\* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 21-8: TIMER0 EXTERNAL CLOCK TIMINGS



**Note 1:** To ensure these voltage tolerances, VDD and VsS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

### TABLE 21-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)

Param. No.	Sym.	C	Characteristic		Min.	Тур.†	Max.	Units	Conditions	
40*	T⊤0H	T0CKI High Pulse Width		No Prescaler	0.5 TCY + 20	_	—	ns		
				With Prescaler	10	_	—	ns	$\sim$	
41* TTOL TOCKI Low Pulse		Width	No Prescaler	0.5 TCY + 20	_	—	ns			
				With Prescaler	10	_	—	ns		
42* TTOP		T0CKI Period			Greater of:		—	ns /	N = prescale value	
					20 or <u>Tcy + 40</u>				(2, 4),), 256)	
					N			$ \langle \langle$		
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler Synchronous, with Prescaler		0.5 Tcy + 20	_	—	ns	$\sim$	
		S			15	_	—	ns		
		Asynchronous			30	— /	$\sim$	ns	$\overline{}$	

These parameters are characterized but not tested.

+ Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### TABLE 21-6: PIC12LF1552 A/D CONVERTER (ADC) CHARACTERISTICS: (1,2,3)

Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions
AD01	NR	Resolution	—	_<	10	bit	
AD02	EIL	Integral Error	—	±0.5	X E	∖LSb	-40°C to +85°C, ∆VREF ≥ 2.0V
AD03	Edl	Differential Error	-<	±0.4	¥1/	1,5b	-40°C to +85°C, $\Delta$ VREF $\geq$ 2.0V
AD04	EOFF	Offset Error		0.4	_ <u>+2</u>	LSb	-40°C to +85°C, ∆VREF ≥ 2.0V
AD05	Egn	Gain Error	$\langle - \rangle$	0.3	¥2	LSb	-40°C to +85°C, ∆VREF ≥ 2.0V
AD06	Vref	Reference Voltage Range (VREFH – VREFL)	1.8 2.0			V V	Absolute Minimum <b>(Note 4)</b> Minimum for 1LSb Accuracy
AD07	VAIN	Full-Scale Range	Vss	$\sim$	VREF	V	
AD08	ZAIN	Recommended Impedance of Analog Voltage Source		>-	3	kΩ	Can go higher if external $0.01 \mu F$ capacitor is present on input pin.

These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes. 3: When AD¢ is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

4: ADC VREP is selected by ADPREF<1:0> bits.


#### TABI F 21-7. PIC12LE1552 ADC CONVERSION REQUIREMENTS


IADLL								
Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +125°C								
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions	
AD130*	Tad	ADC Clock Period	0.7 0.7	-	25 8	μS μS	Tosc-based, -40°C to +85°C Tosc-based, +85°C to +125°C	
		ADC Internal FRC Oscillator Period	1.0	1.6	6.0	μS	ADCS<1:0> = 11 (ADERC mode)	
AD131	Тсм∨	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	_	11	_	TAD	Set GO/DONE bit to conversion complete	
AD132*	TACQ	Acquisition Time		5.0		μS		
*	* These parameters are characterized but not tested.							


ers are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.







#### FIGURE 21-10: PIC12LF1552 ADC CONVERSION TIMING (SLEEP MODE)


## 22.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.













FIGURE 22-3: IDD TYPICAL, EC OSCILLATOR, MEDIUM-POWER MODE,







1.8

2.0

1.6




**FIGURE 22-5**:



2.4

2.2



2.6

2.8

VDD (V)

3.2


3.4


3.0


3.

3.6









































FIGURE 22-14: VOH vs. IOH OVER TEMPERATURE, VDD = 3.0V


























### FIGURE 22-20: PWRT PERIOD



### FIGURE 22-21: FVR STABILIZATION PERIOD

















© 2012-2014 Microchip Technology Inc.

DS40001674D-page 233

## 23.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
   Compilers/Assemblers/Linkers
- Compliers/Assemblers/Lini
- MPLAB XC Compiler
- MPASM<sup>™</sup> Assembler
- MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
- MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

## 23.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- Built-in support for Bugzilla issue tracker

## 23.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- · Flexible macro language
- MPLAB X IDE compatibility

### 23.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

## 23.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 23.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

## 23.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 23.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

## 23.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

## 23.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

## 23.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

### 23.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

## 23.12 Third-Party Development Tools


Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>


## 24.0 PACKAGING INFORMATION


## 24.1 Package Marking Information

8-Lead PDIP (300 mil.)




8-Lead SOIC (3.90 mm)





Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

## Package Marking Information (Continued)

8-Lead MSOP (3x3 mm)



Example



### 8-Lead UDFN (2x3x0.5 mm)



Example



Legend	: XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	e3	Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)
		can be found on the outer packaging for this package.
Note:	In the ever	nt the full Microchip part number cannot be marked on one line, it will
	be carried	d over to the next line, thus limiting the number of available
	characters	s for customer-specific information.


\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


## 24.2 Package Details


The following sections give the technical details of the packages.


## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













Microchip Technology Drawing No. C04-018D Sheet 1 of 2

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







		INCHES		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	<b>ILLIMETER</b>	S	
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.


4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A




**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL C

	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	A	-	-	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	-	0.15	
Overall Width		4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D	3.00 BSC			
Foot Length	L	0.40	0.60	0.80	
Footprint L1		0.95 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.08	-	0.23	
Lead Width	b	0.22	-	0.40	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

- protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## **RECOMMENDED LAND PATTERN**

	Units			S
Dimens	ion Limits	MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

## 8-Lead Plastic Dual Flat, No Lead Package (MU) – 2x3x0.5 mm Body [UDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		0.50 BSC		
Overall Height	А	0.45	0.50	0.55	
Standoff	A1			0.07	
Contact Thickness	A3	0.127 REF			
Overall Length	D	1.95	2.00	2.05	
Overall Width	E	2.95	3.00	3.05	
Exposed Pad Length	D2	1.30	1.40	1.50	
Exposed Pad Width	E2	1.20	1.30	1.40	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.25	0.30	0.35	
Contact-to-Exposed Pad	K		0.55 REF		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-136B

## 8-Lead Plastic Dual Flat, No Lead Package (MU) – 2x3x0.5 mm Body [UDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	Contact Pitch E		0.50 BSC		
Optional Center Pad Width	W2			1.46	
Optional Center Pad Length	T2			1.36	
Contact Pad Spacing	C1		3.00		
Contact Pad Width (X8)	X1			0.30	
Contact Pad Length (X8)	Y1			0.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2136A

## APPENDIX A: DATA SHEET REVISION HISTORY

## **Revision A(12/2012)**

Original release.

## **Revision B (01/2013)**

Revised Product ID System – Corrected packaged code MF to MU.

## **Revision C (12/2013)**

Updated Sections 16, CVD and 21, Electrical Specifications; Other minor corrections.

## **Revision D (04/2014)**

Updated Peripheral Features on page 1; Updated Figure 1-1 and Equation 15-1; Updated Sections 18.3, 18.3.2, 18.6.7.4, 21.2 and 21.3; Updated titles in Figure 21-6 and Table 21-4; Updated Note 1 in Figure 21-7 and Note 4 in Table 21-6; Added DC and AC Characteristics Graphs and Charts; Updated Chapter 24, Packaging Information; Other minor corrections.

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup> X     /XX     XXX       I     I     I     I       Tape and Reel     Temperature     Package     Pattern       Option     Range	Examples: a) PIC12LF1552T - I/SN Tape and Reel, Industrial temperature, SOIC package
Device:	PIC12LF1552	b) PIC12LF1552 - I/P Industrial temperature PDIP package
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel <sup>(1)</sup>	c) PIC12LF1552 - E/MU Extended temperature, UDFN package
Temperature Range:	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)	
Package: <sup>(2)</sup>	MU = Micro Lead Frame (UDFN) 2x3 MS = MSOP P = Plastic DIP SN = SOIC	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	<ul> <li>availability with the Tape and Reel option.</li> <li>Small form-factor packaging options may be available. Please check www.microchip.com/packaging for small- form factor package availability, or contact your local Sales Office.</li> </ul>

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-63276-107-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14