# 74F543

# Octal latched transceiver with dual enable; 3-state

Rev. 04 — 26 January 2010

**Product data sheet** 

### 1. General description

The 74F543 octal latched transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch enable ( $\overline{\text{LEAB}}$ ,  $\overline{\text{LEBA}}$ ) and output enable ( $\overline{\text{OEAB}}$ ,  $\overline{\text{OEBA}}$ ) inputs are provided for each register to permit independent control of data transfer in either direction. The A outputs are guaranteed to sink 24 mA while the B outputs are rated for 64 mA.

### 2. Features

- Combines 74F245 and 74F373 type functions in one device
- 8-bit octal transceiver with D-type latch
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- A output capability: +20 mA to -3 mA
- B output capability: +64 mA to -15 mA
- 3-state outputs for bus-oriented applications

## 3. Ordering information


Table 1. Ordering information


Type number	Package								
	Temperature range	Name	Description	Version					
N74F543D	0 °C to +70 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1					
N74F543DB	0 °C to +70 °C	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1					



Octal latched transceiver with dual enable; 3-state

# 4. Functional diagram






Octal latched transceiver with dual enable; 3-state

# 5. Pinning information

### 5.1 Pinning



## 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description	Unit load HIGH/LOW	Load value[1] HIGH/LOW
LEBA	1	B-to-A latch enable input (active LOW)	1.0/1.0	20 μA/0.6 mA
OEBA	2	B-to-A output enable input (active LOW)	1.0/1.0	20 μA/0.6 mA
A0 to A7	3, 4, 5, 6, 7, 8, 9, 10	data input or output	inputs 3.5/1.0; outputs 150/40	inputs 70 μA/0.6 mA; outputs 3.0 mA/24 mA
EAB	11	A-to-B enable input (active LOW)	1.0/2.0	20 μA/1.2 mA
GND	12	ground (0 V)		
OEAB	13	A-to-B output enable input (active LOW)	1.0/1.0	20 μA/0.6 mA
LEAB	14	A-to-B latch enable input (active LOW)	1.0/1.0	20 μA/0.6 mA
B0 to B7	22, 21, 20, 19, 18, 17, 16, 15	data input or output	inputs 3.5/1.0; outputs 750/106.7	inputs 70 μA/0.6 mA; outputs 15 mA/64 mA
EBA	23	B-to-A enable input (active LOW)	1.0/2.0	20 μA/1.2 mA
$V_{CC}$	24	positive supply voltage		

<sup>[1]</sup> One FAST Unit Load (UL) is defined as 20  $\mu A$  in HIGH state, 0.6  $\mu A$  in LOW state.

**NXP Semiconductors** 

Octal latched transceiver with dual enable; 3-state

## **Functional description**

#### 6.1 Function table

Table 3. Function selection[1]

Input			Output	Status	
OEXX	EXX	LEXX	An or Bn	Bn or An	
Н	X	X	X	Z	disabled
X	Н	Χ	Χ	Z	
L	$\uparrow$	L	h	Z	disabled + latch
			I	Z	
L	L	$\uparrow$	h	Н	latch + display
			I	L	
L	L	L	Н	Н	transparent
			L	L	
L	L	Н	Χ	NC	hold

<sup>[1]</sup> H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition of  $\overline{\text{LEXX}}$  or  $\overline{\text{EXX}}$  (XX = AB or BA);

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition of  $\overline{\text{LEXX}}$  or  $\overline{\text{EXX}}$  (XX = AB or BA);

 $\uparrow$  = LOW-to-HIGH clock transition of  $\overline{LEXX}$  or  $\overline{EXX}$  (XX = AB or BA);

NC = no change;

X = don't care;

Z = high-impedance OFF-state.

### 6.2 Description

The 74F543 contains two sets of eight D-type latches, with separate control pins for each

Using data flow from A-to-B as an example, when the A-to-B enable (EAB) input, the A-to-B latch enable (\overline{LEAB}) input and the A-to-B output latch enable (\overline{OEAB}) are all LOW, the A-to-B path is transparent.

A subsequent LOW-to-HIGH transition of the LEAB signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With EAB and OEAB both LOW, the 3-state B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B-to-A is similar, but using the EBA, LEBA, and OEBA inputs.

Octal latched transceiver with dual enable; 3-state

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
$V_{I}$	input voltage		[ <u>1</u> ] -0.5	+7.0	V
$V_{O}$	output voltage	output in HIGH-state	[ <u>1</u> ] -0.5	+5.5	V
$I_{IK}$	input clamping current	V <sub>I</sub> < 0 V	-30	+5	mA
Io	output current	output in LOW-state			
		pins A0 to A7	-	48	mA
		pins B0 to B7	-	128	mA
T <sub>amb</sub>	ambient temperature	in free air	[2] 0	70	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		4.5	5.0	5.5	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
I <sub>IK</sub>	input clamping current		-	-	-18	mA
I <sub>OH</sub>	HIGH-level output current	pins A0 to A7	-3	-	-	mA
		pins B0 to B7	-15	-	-	mA
I <sub>OL</sub>	LOW-level output current	pins A0 to A7	-	-	24	mA
		pins B0 to B7	-	-	64	mA

<sup>[2]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

Octal latched transceiver with dual enable; 3-state

# 9. Static characteristics

Table 6. Static characteristics

Symbol	Parameter	Conditions		25 °C		0 °C to	70 °C	Unit
			Mi	n Typ[1]	Max	Min	Max	
/ <sub>IK</sub>	input clamping voltage	$V_{CC} = 4.5 \text{ V}; I_{IK} = -18 \text{ mA}$	-1.	2 –0.73	-	-1.2	-	٧
/он	HIGH-level output	$V_{CC}$ = 4.5 V; $V_{IL}$ = 0.8 V; $V_{IH}$ = 2.0 V						
	voltage	pins A0 to A7; $I_{OH} = -3 \text{ mA}$						
		V <sub>CC</sub> = ±10 %	-	-	-	2.4	-	V
		V <sub>CC</sub> = ±5 %	-	3.4	-	2.7	-	V
		pins B0 to B7; $I_{OH} = -15 \text{ mA}$						
		V <sub>CC</sub> = ±10 %	-	-	-	2.0	-	V
		V <sub>CC</sub> = ±5 %	-	-	-	2.0	-	V
/ <sub>OL</sub>	LOW-level output	$V_{CC} = 4.5 \text{ V}; V_{IL} = 0.8 \text{ V}; V_{IH} = 2.0 \text{ V}$						
	voltage	pins A0 to A7; I <sub>OL</sub> = 24 mA						
		V <sub>CC</sub> = ±10 %	-	0.35	-	-	0.5	V
		$V_{CC} = \pm 5 \%$	-	0.35	-	-	0.5	٧
		pins B0 to B7; I <sub>OL</sub> = 64 mA						
		V <sub>CC</sub> = ±10 %	-	-	-	-	0.55	٧
		$V_{CC} = \pm 5 \%$	-	0.42	-	-	0.55	٧
	input leakage current	V <sub>CC</sub> = 5.5 V						
		pins $\overline{OEAB}$ , $\overline{OEBA}$ , $\overline{EAB}$ ; V <sub>I</sub> = 7.0 V	-	-	-	-	100	μΑ
		other pins; $V_I = 5.5 \text{ V}$	-	-	-	-	1	mΑ
IH	HIGH-level input current	$V_{CC} = 5.5 \text{ V}; V_{I} = 2.7 \text{ V}$	-	-	-	-	20	μΑ
L	LOW-level input current	$V_{CC} = 5.5 \text{ V}; V_I = 0.5 \text{ V}$						
		pins EAB, EBA	-	-	-	-	-1.2	mΑ
		other pins	-	-	-	-	-0.6	mΑ
OZ	OFF-state output current	V <sub>CC</sub> = 5.5 V						
		$V_0 = 2.7 \text{ V}; V_1 = 2.0 \text{ V}$	-	-	-	-	70	μΑ
		$V_O = 0.5 \text{ V}; V_I = 0.8 \text{ V}$	-	-	-	-	-600	μΑ
0	output current	V <sub>CC</sub> = 5.5 V	[2]					
		pins A0 to A7	-	-60	-	-	-150	mΑ
		pins B0 to B7	-	-100	-	-	-225	mΑ
CC	supply current	V <sub>CC</sub> = 5.5 V						
		outputs HIGH-state	-	70	-	-	105	mΑ
		outputs LOW-state	-	95	-	-	135	mΑ
		outputs OFF-state	-	95	-	-	135	mΑ

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 5 V.

<sup>[2]</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

Octal latched transceiver with dual enable; 3-state


# 10. Dynamic characteristics


**Table 7. Dynamic characteristics** *GND = 0 V; for test circuit, see Figure 10.* 


Symbol	Parameter	Conditions	25 °C	; V <sub>CC</sub> =	5.0 V		70 °C; V ± 0.5 V	Unit
			Min	Тур	Max	Min	Max	
$t_{PLH}$	LOW to HIGH	An to Bn; see Figure 5	3.5	5.5	8.5	3.0	9.0	ns
	propagation delay	Bn to An; see Figure 5	2.5	4.0	7.0	2.5	7.5	ns
		LEBA to An; see Figure 6	5.0	7.0	10.0	4.5	11.0	ns
		LEAB to Bn; see Figure 6	6.0	8.5	11.5	5.5	12.5	ns
t <sub>PHL</sub>	HIGH to LOW	An to Bn; see Figure 5	3.0	5.0	8.0	2.5	8.5	ns
	propagation delay	Bn to An; see Figure 5	2.5	4.5	7.5	2.5	8.0	ns
		LEBA to An; see Figure 6	4.0	6.0	9.0	4.0	9.5	ns
		LEAB to Bn; see Figure 6	4.5	6.5	9.5	4.0	10.0	ns
t <sub>PZH</sub>	OFF-state to HIGH	OEBA to An, OEAB to Bn; see Figure 7	2.0	4.0	7.5	1.5	8.0	ns
	propagation delay	EBA to An, EAB to Bn; see Figure 7	4.5	7.0	10.5	4.0	11.5	ns
t <sub>PZL</sub>	OFF-state to LOW	OEBA to An, OEAB to Bn; see Figure 8	3.5	5.0	8.5	3.0	9.0	ns
	propagation delay	EBA to An, EAB to Bn; see Figure 8	5.0	7.0	10.5	4.5	11.0	ns
t <sub>PHZ</sub>	HIGH to OFF-state	OEBA to An, OEAB to Bn; see Figure 7	1.0	3.0	6.5	1.0	7.5	ns
	propagation delay	EBA to An, EAB to Bn; see Figure 7	2.5	5.0	8.5	2.0	9.5	ns
t <sub>PLZ</sub>	LOW to OFF-state	OEBA to An, OEAB to Bn; see Figure 8	1.5	4.0	7.5	1.0	8.5	ns
	propagation delay	EBA to An, EAB to Bn; see Figure 8	4.5	7.0	11.0	3.0	12.0	ns
t <sub>su(H)</sub>	set-up time HIGH	An to LEAB, Bn to LEBA; see Figure 9	0.0	-	-	0.0	-	ns
		An to EAB, Bn to EBA; see Figure 9	1.0	-	-	1.5	-	ns
t <sub>su(L)</sub>	set-up time LOW	An to LEAB, Bn to LEBA; see Figure 9	2.5	-	-	3.0	-	ns
		An to EAB, Bn to EBA; see Figure 9	2.5	-	-	3.0	-	ns
t <sub>h(H)</sub>	hold time HIGH	An to LEAB, Bn to LEBA; see Figure 9	0.0	-	-	0.0	-	ns
		An to EAB, Bn to EBA; see Figure 9	0.0	-	-	0.0	-	ns
t <sub>h(L)</sub>	hold time LOW	An to LEAB, Bn to LEBA; see Figure 9	1.5	-	-	2.0	-	ns
		An to EAB, Bn to EBA; see Figure 9	1.5	-	-	2.0	-	ns
$t_{WL}$	pulse width LOW	latch enable; see Figure 9	4.0	-	-	4.5	-	ns

Octal latched transceiver with dual enable; 3-state


### 11. Waveforms







### Octal latched transceiver with dual enable; 3-state








Fig 9. Data set-up and hold times and latch enable pulse width

### Octal latched transceiver with dual enable; 3-state





b. Test circuit

a. Input pulse definition

Test data is given in Table 8.

Definitions test circuit:

R<sub>L</sub> = Load resistance.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $V_{\text{EXT}}$  = External voltage for measuring switching times.

Fig 10. Load circuitry for switching times

Table 8. Test data

Input				Load		V <sub>EXT</sub>			
VI	f <sub>l</sub>	t <sub>W</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
3.0 V	1 MHz	500 ns	≤ 2.5 ns	50 pF	$500 \Omega$	open	open	7.0 V	


74F543 **NXP Semiconductors** 

Octal latched transceiver with dual enable; 3-state

# 12. Package outline

### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013			<del>-99-12-27</del> 03-02-19


Fig 11. Package outline SOT137-1 (SO24)

74F543 **NXP Semiconductors** 

Octal latched transceiver with dual enable; 3-state

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	C	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

#### Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT340-1		MO-150				<del>99-12-27</del> 03-02-19

Fig 12. Package outline SOT340-1 (SSOP24)

### Octal latched transceiver with dual enable; 3-state

# 13. Abbreviations

#### Table 9. Abbreviations

Acronym	Description
BiCMOS	Bipolar Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

# 14. Revision history

### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74F543_4	20100126	Product data sheet	-	74F543_3	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>				
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	<ul> <li>DIP 24 (SO 12 "Package</li> </ul>	T222-1) package removed fr e outline"	rom Section 3 "Orderin	g information" and. Section	
74F543_3	20040722	Product specification	-	74F543_544_2	
74F543_544_2	19941205	Product specification	-	-	

#### Octal latched transceiver with dual enable; 3-state

## 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### Octal latched transceiver with dual enable; 3-state

## 17. Contents

1	General description	. 1
2	Features	. 1
3	Ordering information	. 1
4	Functional diagram	. 2
5	Pinning information	. 3
5.1	Pinning	. 3
5.2	Pin description	. 3
6	Functional description	. 4
6.1	Function table	. 4
6.2	Description	. 4
7	Limiting values	. 5
8	Recommended operating conditions	. 5
9	Static characteristics	. 6
10	Dynamic characteristics	. 7
11	Waveforms	. 8
12	Package outline	11
13	Abbreviations	
14	Revision history	13
15	Legal information	14
15.1	Data sheet status	
15.2	Definitions	14
15.3	Disclaimers	14
15.4	Trademarks	14
16	Contact information	14
17	Contents	15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 26 January 2010 Document identifier: 74F543\_4