Triple 3-input OR gate

Rev. 1 — 22 May 2013

**Product data sheet** 

### 1. General description

The 74HC4075-Q100; 74HCT4075-Q100 is a triple 3-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of  $V_{CC}$ .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Complies with JEDEC standard JESD7A
- Input levels:
  - For 74HC4075-Q100: CMOS level
  - For 74HCT4075-Q100: TTL level
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

### 3. Ordering information


Table 1.Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74HC4075D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads;	SOT108-1				
74HCT4075D-Q100			body width 3.9 mm					
74HC4075PW-Q100	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package;	SOT402-1				
74HCT4075PW-Q100			14 leads; body width 4.4 mm					




**Triple 3-input OR gate** 

### 4. Functional diagram



### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Pin description

Table 2. Fill descri	iption	
Symbol	Pin	Description
1A, 2A, 3A	3, 1, 11	data input
1B, 2B, 3B	4, 2, 12	data input
GND	7	ground (0 V)
1C, 2C, 3C	5, 8, 13	data input
1Y, 2Y, 3Y	6, 9, 10	data output
V <sub>CC</sub>	14	supply voltage

74HC\_HCT4075\_Q100

Table 2

All information provided in this document is subject to legal disclaimers.

Triple 3-input OR gate

### 6. Functional description

Table 3.	Function selection	[1]		
Input				Output
nA	1	nB	nC	nY
L	l	L	L	L
Н	2	Х	Х	Н
Х		Н	Х	Н
Х	2	Х	Н	Н

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care

### 7. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
Ι <sub>ΟΚ</sub>	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
I <sub>O</sub>	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	SO14 and TSSOP14 packages	[2] _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	l Parameter Conditions		74HC4075-Q100			74HCT4075-Q100			Unit
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	$V_{CC}$	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

### 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	o +125 ℃	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC40	75-Q100								1	
V <sub>IH</sub>	HIGH-level	$V_{CC} = 2.0 V$	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 V$	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	$V_{CC} = 2.0 V$	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	-	1.35	V
	$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	-	1.8	V	
V <sub>OH</sub> HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$									
	$I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V	
		$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O}$ = -4.0 mA; $V_{CC}$ = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O}$ = -5.2 mA; $V_{CC}$ = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O}$ = 5.2 mA; $V_{CC}$ = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	supply current		-	-	2.0	-	20	-	40	μΑ

**Triple 3-input OR gate** 

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT4	075-Q100									
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	DL LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O}$ = 20 $\mu\text{A};V_{CC}$ = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1	-	±1	μΑ
I <sub>CC</sub>	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	2.0	-	20	-	40	μΑ
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	150	540	-	675	-	735	μΑ
CI	input capacitance		-	3.5	-	-	-	-	-	pF

#### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

### **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

GND = 0 V;  $C_L = 50$  pF; for test circuit see <u>Figure 7</u>.

Symbol	Parameter	Conditions			25 °C		–40 °C to +125 °C		Unit
				Min	Тур	Max	Мах (85 °С)	Max (125 °C)	_
74HC407	75-Q100								
t <sub>pd</sub>	propagation delay	nA, nB, nC to nY; see Figure 6	<u>[1]</u>						
	$V_{CC} = 2.0 V$		-	28	100	125	150	ns	
		$V_{CC} = 4.5 V$		-	10	20	25	30	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	8	-	-	-	ns
		$V_{CC} = 6.0 V$		-	8	17	21	26	ns
t <sub>t</sub>	transition time	see Figure 6	[2]						
		$V_{CC} = 2.0 V$		-	19	75	95	110	ns
		$V_{CC} = 4.5 V$		-	7	15	19	22	ns
		$V_{CC} = 6.0 V$		-	6	13	16	19	ns
C <sub>PD</sub>	power dissipation capacitance	per package; $V_I = GND$ to $V_{CC}$	<u>[3]</u>	-	28	-	-	-	pF

**Triple 3-input OR gate** 

Symbol	Parameter	Conditions		25 °C			-40 °C to	o +125 ℃	Unit
			-	Min	Тур	Max	Max (85 °C)	Max (125 °C)	_
74HCT40	)75-Q100								
t <sub>pd</sub> propagation	propagation delay	nA, nB, nC to nY; see Figure 6	[1]						
		$V_{CC} = 4.5 V$		-	12	24	30	36	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	10	-	-	-	ns
t <sub>t</sub>	transition time	$V_{CC}$ = 4.5 V; see <u>Figure 6</u>	[2]	-	7	15	19	22	ns
$C_{PD}$	power dissipation capacitance	per package; V <sub>I</sub> = GND to V <sub>CC</sub> – 1.5 V	<u>[3]</u>	-	32	-	-	-	pF

#### **Table 7. Dynamic characteristics** ...continued GND = 0 V: $C_{1} = 50$ pE: for test circuit see Figure 7

 $\label{eq:tpd} [1] \quad t_{pd} \text{ is the same as } t_{PHL} \text{ and } t_{PLH}.$ 

- $\label{eq:ttilde} [2] \quad t_t \text{ is the same as } t_{THL} \text{ and } t_{TLH}.$
- [3]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

 $P_{D}$  =  $C_{PD} \times V_{CC}{}^{2} \times f_{i} \times N$  +  $\sum$  ( $C_{L} \times V_{CC}{}^{2} \times f_{o}$ ) where:

 $f_i$  = input frequency in MHz;


 $f_o = output frequency in MHz;$ 

 $C_L$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;  $\sum (C_L \times V_{CC}^2 \times f_o) = sum of outputs.$ 

### 11. Waveforms




#### Table 8.Measurement points

Туре	Input	Output				
	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>		
74HC4075-Q100	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	0.1V <sub>CC</sub>	0.9V <sub>CC</sub>		
74HCT4075-Q100	1.3 V	1.3 V	0.1V <sub>CC</sub>	0.9V <sub>CC</sub>		

74HC	C_HC	T407	5_	Q10	00	
_						

### Triple 3-input OR gate




#### Table 9. Test data

Туре	Input		Load	Test	
	VI	t <sub>r</sub> , t <sub>f</sub>	CL		
74HC4075-Q100	V <sub>CC</sub>	6.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>	
74HCT4075-Q100	3.0 V	6.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>	

**Triple 3-input OR gate** 

### 12. Package outline



### Fig 8. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.

**Triple 3-input OR gate** 




Fig 9. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

Triple 3-input OR gate

# **13. Abbreviations**

Table 10. Abbreviations			
Acronym	Description		
CMOS	Complementary Metal-Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
LSTTL	Low-power Schottky Transistor-Transistor Logic		
MM	Machine Model		
MIL	Military		
TTL	Transistor-Transistor Logic		

# 14. Revision history

# Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC\_HCT4075\_Q100 v.1 20130522 Product data sheet

### 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

### **Triple 3-input OR gate**

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **16. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Triple 3-input OR gate

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 2
5.1	Pinning 2
5.2	Pin description 2
6	Functional description 3
7	Limiting values 3
8	Recommended operating conditions 4
9	Static characteristics 4
10	Dynamic characteristics 5
11	Waveforms 6
12	Package outline 8
13	Abbreviations 10
14	Revision history 10
15	Legal information 11
15.1	Data sheet status 11
15.2	Definitions 11
15.3	Disclaimers
15.4	Trademarks 12
16	Contact information 12
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 May 2013 Document identifier: 74HC\_HCT4075\_Q100