# 74LVC16245A-Q100; 74LVCH16245A-Q100 16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Rev. 1 — 20 November 2012

Product data sheet

#### **General description** 1.

The 74LVC16245A-Q100; 74LVCH16245A-Q100 are 16-bit transceivers featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features two output-enable (nOE) inputs for easy cascading and two send/receive (nDIR) inputs for direction control. nOE controls the outputs so that the buses are effectively isolated. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

The 74LVCH16245A-Q100 bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

#### **Features and benefits** 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- MULTIBYTE flow-through standard pinout architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- High-impedance when V<sub>CC</sub> = 0 V
- All data inputs have bus hold (74LVCH16245A-Q100 only)
- Complies with JEDEC standard:
  - JESD8-7A (1.65 V to 1.95 V)
  - JESD8-5A (2.3 V to 2.7 V)
  - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)




16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

# 3. Ordering information


#### Table 1. Ordering information


Type number	Temperature range	Package						
		Name	Description	Version				
74LVC16245ADGG-Q100	–40 °C to +125 °C	TSSOP48	plastic thin shrink small outline package;	SOT362-1				
74LVCH16245ADGG-Q100			48 leads; body width 6.1 mm					
74LVC16245AEV-Q100	–40 °C to +125 °C	VFBGA56	plastic very thin fine-pitch ball grid array	SOT702-1				
74LVCH16245AEV-Q100			package; 56 balls; body $4.5 \times 7 \times 0.65$ mm					

# 4. Functional diagram



16-bit bus transceiver with direction pin; 5 V tolerant; 3-state





16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

#### 5. Pinning information

#### 74LVC16245A-Q100 74LVCH16245A-Q100 1DIR 1 48 10E 1B0 2 47 1A0 1B1 3 46 1A1 GND 4 45 GND 1B2 5 44 1A2 1B3 6 43 1A3 42 V<sub>CC</sub> V<sub>CC</sub> 7 1B4 8 41 1A4 1B5 9 40 1A5 39 GND GND 10 1B6 11 38 1A6 1B7 12 37 1A7 74LVC16245A-Q100 2B0 13 36 2A0 ball A1 74LVCH16245A\_Q100 35 2A1 2B1 14 index area GND 15 34 GND $1 \ 2 \ 3 \ 4 \ 5 \ 6$ 2B2 16 33 2A2 000000 A 2B3 17 32 2A3 000000 В 000000 С V<sub>CC</sub> 18 31 V<sub>CC</sub> D 000000 2B4 19 30 2A4 Е 00 00 2B5 20 29 2A5 F 00 00 28 GND G 000000 GND 21 Н 000000 2B6 22 27 2A6 000000 J 2B7 23 26 2A7 κ 000000 25 20E 2DIR 24 aaa-004972 aaa-005103 Transparent top view Fig 4. Pin configuration SOT362-1 (TSSOP48) Fig 5. Pin configuration SOT702-1 (VFBGA56)

5.1 Pinning

NXP Semiconductors 74LVC16245A-Q100; 74LVCH16245A-Q100

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Table 2. Pin description							
Symbol	Pin		Description				
	SOT362-1	SOT702-1	_				
1DIR, 2DIR	1, 24	A1, K1	direction control input				
1B0 to 1B7	2, 3, 5, 6, 8, 9, 11, 12	B2, B1, C2, C1, D2, D1, E2, E1	data input/output				
2B0 to 2B7	13, 14, 16, 17, 19, 20, 22, 23	F1, F2, G1, G2, H1, H2, J1, J2	data input/output				
GND	4, 10, 15, 21, 28, 34, 39, 45	B3, B4, D3, D4, G3, G4, J3, J4	ground (0 V)				
V <sub>CC</sub>	7, 18, 31, 42	C3, C4, H3, H4	supply voltage				
1 <u>0E</u> , 2 <u>0E</u>	48, 25	A6, K6	output enable input (active LOW)				
1A0 to 1A7	47, 46, 44, 43, 41, 40, 38, 37	B5, B6, C5, C6, D5, D6, E5, E6	data input/output				
2A0 to 2A7	36, 35, 33, 32, 30, 29, 27, 26	F6, F5, G6, G5, H6, H5, J6, J5	data input/output				
n.c.	-	A2, A3, A4, A5, K2, K3, K4, K5	not connected				

#### 5.2 Pin description

# 6. Functional description

#### Table 3. Function table<sup>[1]</sup>

Inputs nOE		Outputs		
OE nDIR		nAn	nBn	
L	L	nAn = nBn	inputs	
L	Н	inputs	nBn = nAn	
Н	Х	Z	Z	

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_{O} > V_{CC}$ or $V_{O} < 0$ V	-	±50	mA
Vo	output voltage	output HIGH or LOW	[2] -0.5	V <sub>CC</sub> + 0.5	V
		output 3-state	[2] -0.5	+6.5	V
lo	output current	$V_{O} = 0 V$ to $V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C;$			
		TSSOP48 package	<u>[3]</u>	500	mW
		VFBGA56 package	[4] _	1000	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] Above 60 °C, the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

[4] Above 70 °C, the value of P<sub>tot</sub> derates linearly with 1.8 mW/K.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

	<b>.</b>					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	3.6	V
		functional	1.2	-	3.6	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW	0	-	V <sub>CC</sub>	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC}$ = 1.2 V to 2.7 V	0	-	20	ns/V
		$V_{CC}$ = 2.7 V to 3.6 V	0	-	10	ns/V

74LVC\_LVCH16245A\_Q100
Product data sheet

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

# 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	35 °C	–40 °C to	o +125 °C	Uni
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		$V_{CC}$ = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	voltage	$V_{CC}$ = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		$V_{CC}$ = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O} = -100 \ \mu\text{A};$ $V_{CC} = 1.65 \ \text{V} \text{ to } 3.6 \ \text{V}$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_0 = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_0 = -24$ mA; $V_{CC} = 3.0$ V	2.2	-	-	2.0	-	V
V <sub>OL</sub>	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$					Max         -         -         0.12         0.35 × V <sub>CC</sub> 0.7         0.8         - <td></td>	
	voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		$I_0 = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_0 = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_0$ = 12 mA; $V_{CC}$ = 2.7 V	-	-	0.4	-	0.6	V
		$I_0 = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
I	input leakage current <sup>[2]</sup>	$V_1 = 5.5 V \text{ or GND};$ $V_{CC} = 3.6 V$	-	±0.1	±5	-	±20	μA
OZ	OFF-state output current <sup>[2][3]</sup>	$V_{I} = V_{IH} \text{ or } V_{IL};$ $V_{O} = 5.5 \text{ V or GND};$ $V_{CC} = 3.6 \text{ V}$	-	±0.1	±5	-	±20	μA
OFF	power-off leakage current	$V_{\text{I}} \text{ or } V_{\text{O}} = 5.5 \text{ V};  V_{\text{CC}} = 0.0 \text{ V}$	-	±0.1	±10	-	±20	μA
СС	supply current		-	0.1	20	-	80	μA
VICC	additional supply current	per input pin; V_I = V_{CC} - 0.6 V; I_O = 0 A; V_{CC} = 2.7 V to 3.6 V	-	5	500	-	5000	μA
Ci	input capacitance	$V_{CC} = 0 V \text{ to } 3.6 V;$ V <sub>I</sub> = GND to V <sub>CC</sub>	-	5.0	-	-	-	pF
C <sub>I/O</sub>	input/output capacitance	$V_{CC} = 0 V \text{ to } 3.6 V;$ $V_I = GND \text{ to } V_{CC}$	-	10	-	-	-	pF

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Symbol	Parameter	Conditions	-40	) °C to +85	5 °C	–40 °C to	o +125 ℃	Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
I <sub>BHL</sub>	bus hold LOW	$V_{CC} = 1.65; V_I = 0.58 V$	10	-	-	10	-	μA
	current [4][5]	$V_{CC} = 2.3; V_I = 0.7 V$	30	-	-	25	-	μΑ
		$V_{CC} = 3.0; V_I = 0.8 V$	75	-	-	60	-	μΑ
I <sub>BHH</sub>	bus hold HIGH	$V_{CC} = 1.65; V_I = 1.07 V$	-10	-	-	-10	-	μΑ
	current [4][5]	V <sub>CC</sub> = 2.3; V <sub>I</sub> = 1.7 V	-30	-	-	-25	-	μΑ
		$V_{CC} = 3.0; V_{I} = 2.0 V$	-75	-	-	-60	-	μΑ
I <sub>BHLO</sub>	bus hold LOW	V <sub>CC</sub> = 1.95 V	200	-	-	200	-	μΑ
	overdrive current	V <sub>CC</sub> = 2.7 V	300	-	-	300	-	μΑ
	<u>(-)(-)</u>	V <sub>CC</sub> = 3.6 V	500	-	-	500	-	μΑ
I <sub>BHHO</sub>	bus hold HIGH	V <sub>CC</sub> = 1.95 V	-200	-	-	-200	-	μΑ
	overdrive current	V <sub>CC</sub> = 2.7 V	-300	-	-	-300	-	μΑ
	<u>1.31-1</u>	V <sub>CC</sub> = 3.6 V	-500	-	-	-500	-	μA

#### Table 6. Static characteristics ... continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

[2] The bus hold circuit is switched off when  $V_I > V_{CC}$  allowing 5.5 V on the input terminal.

For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current. [3]

[4] Valid for data inputs of bus hold parts only (74LVCH16245A-Q100). Note that control inputs do not have a bus hold circuit.

The specified sustaining current at the data input holds the input below the specified  $V_I$  level. [5]

The specified overdrive current at the data input forces the data input to the opposite input state. [6]

#### **10.** Dynamic characteristics

#### **Dynamic characteristics** Table 7.

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	o +125 °C	Unit
			Min	Typ <sup>[2]</sup>	Max	Min	Max	
t <sub>pd</sub>	propagation	nAn to nBn; nBn to nAn; see Figure 6						
	delay	V <sub>CC</sub> = 1.2 V	-	13.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	1.5	5.2	12.2	1.5	13.8	ns
		$V_{CC}$ = 2.3 V to 2.7 V	1.0	2.8	6.0	1.0	6.7	ns
		$V_{CC} = 2.7 V$	1.0	2.7	4.7	1.0	6.0	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	1.0	2.4	4.5	1.0	6.0	ns
t <sub>en</sub>	enable time	nOE to nAn, nBn; see Figure 7 [1]						
		V <sub>CC</sub> = 1.2 V	-	15.0	-	-	-	ns
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	1.5	5.9	15.0	1.5	16.9	ns
		$V_{CC}$ = 2.3 V to 2.7 V	1.0	3.3	7.9	1.0	8.8	ns
		$V_{CC} = 2.7 V$	1.5	3.5	6.7	1.5	8.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	1.0	2.7	5.5	1.0	7.0	ns

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C to	o +125 ℃	Unit
				Min	Typ <sup>[2]</sup>	Max	Min	Max	
t <sub>dis</sub>	disable time	nOE to nAn, nBn; see Figure 7	<u>[1]</u>						
		$V_{CC} = 1.2 V$		-	11.0	-	-	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V		1.0	4.9	13.1	1.0	14.7	ns
		$V_{CC}$ = 2.3 V to 2.7 V		0.5	2.7	7.1	0.5	7.9	ns
		$V_{CC} = 2.7 V$		1.5	3.4	6.6	1.5	8.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.5	3.3	5.6	1.5	7.0	ns
C <sub>PD</sub>	power	per input; $V_I = GND$ to $V_{CC}$	[3]						
	dissipation capacitance	$V_{CC}$ = 1.65 V to 1.95 V		-	11.5	-	-	-	pF
	capacitance	$V_{CC}$ = 2.3 V to 2.7 V		-	15.2	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	18.5	-	-	-	pF

#### Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.

[2] Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.

[3]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz


 $C_{L}$  = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volts


N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

#### 11. Waveforms



16-bit bus transceiver with direction pin; 5 V tolerant; 3-state



#### Table 8.Measurement points

Supply voltage	V <sub>M</sub>	Input	Input						
V <sub>cc</sub>		VI	$t_r = t_f$	V <sub>X</sub>	V <sub>Y</sub>				
1.2 V	$0.5\times V_{CC}$	V <sub>CC</sub>	$\leq$ 2.5 ns	V <sub>OL</sub> + 0.15 V	$V_{OH} - 0.15 \ V$				
1.65 V to 1.95 V	$0.5\times V_{CC}$	V <sub>CC</sub>	$\leq$ 2.5 ns	V <sub>OL</sub> + 0.15 V	$V_{OH} - 0.15 \ V$				
2.3 V to 2.7 V	$0.5\times V_{CC}$	V <sub>CC</sub>	$\leq$ 2.5 ns	V <sub>OL</sub> + 0.15 V	$V_{OH} - 0.15 \ V$				
2.7 V	1.5 V	2.7 V	$\leq$ 2.5 ns	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 \ V$				
3.0 V to 3.6 V	1.5 V	2.7 V	$\leq$ 2.5 ns	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 \ V$				

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state




Table	9.	Test	data	


Supply voltage	Input	Input		Load		V <sub>EXT</sub>		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	C <sub>L</sub> R <sub>L</sub> t <sub>P</sub>		t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>	
1.2 V	V <sub>CC</sub>	$\leq$ 2 ns	30 pF	1 kΩ	open	$2 \times V_{CC}$	GND	
1.65 V to 1.95 V	V <sub>CC</sub>	$\leq$ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V <sub>CC</sub>	$\leq$ 2 ns	30 pF	500 Ω	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND	

**NXP Semiconductors** 

# 74LVC16245A-Q100; 74LVCH16245A-Q100

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state


#### 12. Package outline



#### Fig 9. Package outline SOT362-1 (TSSOP48)

All information provided in this document is subject to legal disclaimers.

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state





#### Fig 10. Package outline SOT702-1 (VFBGA56)

All information provided in this document is subject to legal disclaimers.

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

# **13. Abbreviations**

Table 10.	Abbreviations	
Acronym	Description	
CDM	Charged Device Model	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MM	Machine Model	
TTL	Transistor-Transistor Logic	
MIL	Military	

# 14. Revision history

Table 11.         Revision history	Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes			
74LVC_LVCH16245A_Q100 v.1	20121120	Product data sheet	-	-			

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

# **15. Legal information**

#### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

#### 16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **16. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

#### 17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description 5
6	Functional description 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms 9
12	Package outline 12
13	Abbreviations 14
14	Revision history 14
15	Legal information 15
15.1	Data sheet status 15
15.2	Definitions 15
15.3	Disclaimers
15.4	Trademarks 16
16	Contact information 16
17	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 November 2012 Document identifier: 74LVC\_LVCH16245A\_Q100