Product data sheet



1. General description

The 74LVC1GX04 combines the functions of the 74LVC1GU04 and 74LVC1G04 to provide a device optimized for use in crystal oscillator applications.

The integration of the two devices into the 74LVC1GX04 produces the benefits of a compact footprint. It provides lower power dissipation and stable operation over a wide frequency and temperature range.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input and a 5 V overvoltage tolerant powered down output
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- ± 24 mA output drive (V_{CC} = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Multiple package options
- Specified from –40 °C to +85 °C and –40 °C to +125 °C



3. Ordering information


Table 1. Ordering information						
Type number Package						
	Temperature range	Name	Description	Version		
74LVC1GX04GW	–40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363		
74LVC1GX04GV	–40 °C to +125 °C	SC-74	plastic surface-mounted package (TSOP6); 6 leads	SOT457		

4. Marking

Table 2. Marking	
Type number	Marking code ^[1]
74LVC1GX04GW	VX
74LVC1GX04GV	VX4


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
n.c.	1	not connected
GND	2	ground (0 V)
X1	3	data input
X2	4	data output
V _{CC}	5	supply voltage
Y	6	data output

7. Functional description

Table 4. Function table^[1]

Input	Output	
X1	X2	Y
Н	L	Н
L	Н	L

[1] H = HIGH voltage level;

L = LOW voltage level.

74LVC1GX04
Product data sheet

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Parameter	Conditions				
	Conditions		Min	Max	Unit
supply voltage			-0.5	+6.5	V
input clamping current	V _I < 0 V		-50	-	mA
input voltage		<u>[1]</u>	-0.5	+6.5	V
output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V		-	±50	mA
output voltage	Active mode	<u>[1][2]</u>	-0.5	V _{CC} + 0.5	V
	Power-down mode	<u>[1][2]</u>	-0.5	+6.5	V
output current	$V_{O} = 0 V$ to V_{CC}		-	±50	mA
supply current			-	100	mA
ground current			-100	-	mA
storage temperature			-65	+150	°C
total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[3]	-	250	mW
	input clamping current input voltage output clamping current output voltage output current supply current ground current storage temperature	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	input clamping current $V_1 < 0 V$ input voltage[1]output clamping current $V_0 > V_{CC} \text{ or } V_0 < 0 V$ output voltageActive modepower-down mode[1][2]Power-down mode[1][2]output current $V_0 = 0 V \text{ to } V_{CC}$ supply currentsupply currentground currentstorage temperature	$\begin{tabular}{ c c c c } \hline $V_1 < 0 V & -50 \\ \hline $input voltage & 11 & -0.5 \\ \hline $output clamping current & $V_0 > V_{CC} $or $V_0 < 0 V & $-$ \\ \hline $output voltage & $Active mode & 112 & -0.5 \\ \hline $power-down mode & 112 & -0.5 \\ \hline $power-down mode & 112 & -0.5 \\ \hline $output current & $V_0 = 0 V to $V_{CC} $ & $-$ \\ \hline $supply current $ & $V_0 = 0 V to $V_{CC} $ & $-$ \\ \hline $ground current $ & -100 \\ \hline $storage temperature $ & -65 \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c } \hline $input clamping current$ & $V_1 < 0 V$ & -50 & $-$$ \\ \hline $input voltage$ & 11 & -0.5 & $+6.5$ \\ \hline $output clamping current$ & $V_0 > V_{CC} \ or \ $V_0 < 0 V$ & $-$$ & ±50 \\ \hline $output voltage$ & $Active mode$ & 112 & -0.5 & $V_{CC} + 0.5$ \\ \hline $power-down mode$ & 112 & -0.5 & $+6.5$ \\ \hline $output current$ & $V_0 = 0 V to \ V_{CC} & $-$ & ±50 \\ \hline $supply current$ & $V_0 = 0 V to \ V_{CC} & $-$ & ±50 \\ \hline $supply current$ & $V_0 = 0 V to \ V_{CC} & $-$ & 100 \\ \hline $ground current$ & -100 & $-$ \\ \hline $storage temperature$ & -65 & $+150$ \\ \hline \end{tabular}$

[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] When $V_{CC} = 0 V$ (Power-down mode), the output voltage can be 5.5 V in normal operation.

[3] Above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{CC}	supply voltage		<u>[1]</u>	1.65	-	5.5	V
VI	input voltage			0	-	5.5	V
Vo	output voltage	Active mode	[2]	0	-	V _{CC}	V
		Power-down mode; $V_{CC} = 0 V$		0	-	5.5	V
T _{amb}	ambient temperature			-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V		-	-	20	ns/V
		V_{CC} = 2.7 V to 5.5 V		-	-	10	ns/V

[1] For use of a regular crystal oscillator, the recommended minimum V_{CC} should be 2.0 V.

[2] Only for output Y.

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
T _{amb} = –	-40 °C to +85 °C					
VIH	HIGH-level input voltage	V_{CC} = 1.65 V to 5.5 V	$0.75 \times V_{CO}$	- :	-	V
VIL	LOW-level input voltage	V_{CC} = 1.65 V to 5.5 V	-	-	$0.25\ \times V_{CC}$	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = 100 $\mu A;$ V_{CC} = 1.65 V to 5.5 V	-	-	0.1	V
		$I_0 = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	V
		$I_0 = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.3	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	V
	$I_0 = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	V	
		$I_0 = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.55	V
V _{он}	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$				
	voltage	I_{O} = -100 μ A; V_{CC} = 1.65 V to 5.5 V	$V_{CC}-0.1$	-	-	V
		$I_0 = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	V
		$I_0 = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_0 = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	V
		$I_0 = -24$ mA; $V_{CC} = 3.0$ V	2.3	-	-	V
		$I_0 = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	-	-	V
1	input leakage current	V_{CC} = 0 V to 5.5 V; V_{I} = 5.5 V or GND	-	±0.1	±5	μΑ
OFF	power-off leakage current	$V_1 \text{ or } V_0 = 5.5 \text{ V}; \text{ V}_{CC} = 0 \text{ V}$	[2] _	±0.1	±10	μΑ
cc	supply current	V_{CC} = 1.65 V to 5.5 V; I_O = 0 A; V_I = 5.5 V or GND;	-	0.1	10	μA
CI	input capacitance		-	5.0	-	pF
T _{amb} = –	40 °C to +125 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 1.65 V to 5.5 V	$0.8 \times V_{CC}$	-	-	V
VIL	LOW-level input voltage	V _{CC} = 1.65 V to 5.5 V	-	-	$0.2\ \times V_{CC}$	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_0 = 100 µA; V_{CC} = 1.65 V to 5.5 V	-	-	0.1	V
		$I_0 = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.7	V
		$I_0 = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.6	V
		$I_0 = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.8	V
		$I_0 = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$			0.8	V

At recom	At recommended operating conditions; voltages are referenced to GND (ground = 0 V).						
Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit	
V _{OH}	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$					
voltage	I_{O} = –100 $\mu A;$ V_{CC} = 1.65 V to 5.5 V	$V_{CC}-0.1$	-	-	V		
	$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	0.95	-	-	V		
	$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.7	-	-	V		
	$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	1.9	-	-	V		
	$I_{O} = -24$ mA; $V_{CC} = 3.0$ V	2.0	-	-	V		
		$I_{O} = -32$ mA; $V_{CC} = 4.5$ V	3.4	-	-	V	
lı	input leakage current	V_{CC} = 0 V to 5.5 V; V_{I} = 5.5 V or GND;	-	-	±20	μA	
I _{OFF}	power-off leakage current	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	[2] _	-	±20	μA	
I _{CC}	supply current	V_{CC} = 1.65 V to 5.5 V; I_O = 0 A; V_I = 5.5 V or GND;	-	-	40	μΑ	

Table 7. Static characteristics ... continued

[1] Typical values are measured at maximum V_{CC} and T_{amb} = 25 °C.

[2] V_O only for output Y.

11. Dynamic characteristics

Dynamic characteristics Table 8.

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 5.

Symbol	Parameter	Conditions	Conditions		°C to +8	5 °C	–40 °C to +125 °C		Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t _{pd}	propagation delay	X1 to X2; see Figure 3	[2]						
	V_{CC} = 1.65 V to 1.95 V		0.5	2.1	5.0	0.5	6.5	ns	
	V_{CC} = 2.3 V to 2.7 V		0.3	1.7	4.0	0.3	5.0	ns	
		$V_{CC} = 2.7 V$		0.3	2.5	4.5	0.3	5.6	ns
		$V_{CC} = 3.0 V \text{ to } 3.6 V$		0.3	2.1	3.7	0.3	4.5	ns
		V_{CC} = 4.5 V to 5.5 V		0.3	1.6	3.0	0.3	3.8	ns
		X1 to Y; see Figure 3							
		V_{CC} = 1.65 V to 1.95 V		1.0	4.4	10.0	1.0	12.5	ns
		V_{CC} = 2.3 V to 2.7 V		0.5	2.9	6.0	0.5	7.5	ns
		$V_{CC} = 2.7 V$		0.5	3.0	6.0	0.5	7.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		0.5	2.8	5.5	0.5	6.9	ns
		V_{CC} = 4.5 V to 5.5 V		0.5	2.3	4.5	0.5	5.6	ns
C_{PD}	power dissipation capacitance	$V_{CC} = 3.3 \text{ V}; V_I = \text{GND to } V_{CC};$ I output enabled	[3]	-	35	-	-	-	pF

[1] Typical values are measured at nominal V_{CC} and at $T_{amb} = 25$ °C.

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $\label{eq:PD} \mathsf{P}_\mathsf{D} = \mathsf{C}_\mathsf{PD} \times \mathsf{V}_\mathsf{CC}^2 \times \mathsf{f}_i \times \mathsf{N} + \Sigma(\mathsf{C}_\mathsf{L} \times \mathsf{V}_\mathsf{CC}^2 \times \mathsf{f}_o) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

12. Waveforms



All information provided in this document is subject to legal disclaimers.

^[2] t_{pd} is the same as t_{PLH} and t_{PHL}

NXP Semiconductors

74LVC1GX04

X-tal driver





Table 9.Measurement points

Supply voltage	Input	Output
V _{cc}	V _M	V _M
1.65 V to 1.95 V	$0.5 \times V_{CC}$	$0.5 imes V_{CC}$
2.3 V to 2.7 V	$0.5 imes V_{CC}$	$0.5 imes V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5 imes V_{CC}$	$0.5\times V_{CC}$




NXP Semiconductors

74LVC1GX04

X-tal driver

Table 10. Test data

Supply voltage	Input		Load		V _{EXT}
V _{CC}	VI	$t_r = t_f$	CL	RL	t _{PLH} , t _{PHL}
1.65 V to 1.95 V	V _{CC}	\leq 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V _{CC}	\leq 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V _{CC}	\leq 2.5 ns	50 pF	500 Ω	open




13. Application information

Crystal controlled oscillator circuits are widely used in clock pulse generators because of their excellent frequency stability and wide operating frequency range. The 74LVC1GX04 provides the additional advantages of low power dissipation, stable operation over a wide range of frequency and temperature, and a very small footprint. This application information describes crystal characteristics, design and testing of crystal oscillator circuits based on the 74LVC1GX04.

13.1 Crystal characteristics

Figure 8 is the equivalent circuit of a quartz crystal.


The reactive and resistive component of the impedance of the crystal alone and the crystal with a series and a parallel capacitance is shown in Figure 9



74LVC1GX04 Product data sheet

74LVC1GX04

X-tal driver



13.1.1 Design


Figure 10 shows the recommended way to connect a crystal to the 74LVC1GX04. This circuit is basically a Pierce oscillator circuit in which the crystal is operating at its fundamental frequency. The parallel load capacitance of C_1 and C_2 tune the circuit. C_1 and C_2 are in series with the crystal and they should be equal (approximately). R_1 is the drive-limiting resistor. It is set to approximately the same value as the reactance of C_1 at the crystal frequency ($R_1 = X_{C1}$). This setting results in an input to the crystal of 50 % of the rail-to-rail output of X2. It keeps the drive level into the crystal within drive specifications and the designer should verify it. Overdriving the crystal can cause damage.

The feedback resistor ($R_f = 1 M\Omega$) provides negative feedback. It sets a bias point of the inverter near mid-supply, operating the 74LVC1GU04 portion in the high gain linear region.

To calculate the values of C₁ and C₂, the designer can use the formula:

$$C_L = \frac{C_1 \times C_2}{C_1 + C_2} + C_s$$

 C_L is the load capacitance as specified by the crystal manufacturer. C_s is the stray capacitance of the circuit (for the 74LVC1GX04 it is equal to an input capacitance of 5 pF).



13.1.2 Testing

After the calculations are performed for a particular crystal, the oscillator circuit should be tested. The following simple checks verify the prototype design of a crystal controlled oscillator circuit. Perform the checks after laying out the board:

- Test the oscillator over worst-case conditions (lowest supply voltage, worst-case crystal and highest operating temperature). Adding series and parallel resistors can simulate a worst-case crystal.
- Insure that the circuit does not oscillate without the crystal.
- Check the frequency stability over a supply range greater than that which is likely to occur during normal operation.
- Check that the start-up time is within system requirements.

As the 74LVC1GX04 isolates the system loading, once the design is optimized, the single layout may work in multiple applications for any given crystal.

74LVC1GX04

14. Package outline




Fig 11. Package outline SOT363 (SC-88)

All information provided in this document is subject to legal disclaimers.




Fig 12. Package outline SOT457 (SC-74)

All information provided in this document is subject to legal disclaimers.

15. Abbreviations

Table 11.	Abbreviations
Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

16. Revision history

Table 12.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC1GX04 v.3	20130821	Product data sheet	-	74LVC1GX04 v.2		
Modifications:	Table note added to table 2.					
74LVC1GX04 v.2	20130819	Product data sheet	-	74LVC1GX04 v.1		
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 					
	 Legal texts have been adapted to the new company name where appropriate. 					
	 <u>Section 10 "Static characteristics"</u>: 					
	Changed:	Conditions for input leakage	and supply current.			
74LVC1GX04 v.1	20030813	Product data sheet	-	-		

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP B.V. 2013. All rights reserved.

74LVC1GX04

X-tal driver

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVC1GX04

19. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 7
12	Waveforms 7
13	Application information 10
13.1	Crystal characteristics
13.1.1	Design 11
13.1.2	Testing 12
14	Package outline 13
15	Abbreviations 15
16	Revision history 15
17	Legal information 16
17.1	Data sheet status 16
17.2	Definitions 16
17.3	Disclaimers
17.4	Trademarks
18	Contact information 17
19	Contents 18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 21 August 2013 Document identifier: 74LVC1GX04