Dual buffer gate Rev. 1 — 1 August 2012

1. General description

The 74LVC2G34-Q100 provides two buffers.

Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant inputs for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- ± 24 mA output drive (V_{CC} = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Multiple package options



Dual buffer gate

3. Ordering information


Table 1. Ordering information								
Type number Package								
	Temperature range	Name	Description	Version				
74LVC2G34GW-Q100	–40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363				
74LVC2G34GV-Q100	–40 °C to +125 °C	TSOP6	plastic surface-mounted package (TSOP6); 6 leads	SOT457				

4. Marking

Table 2. Marking	
Type number	Marking code ^[1]
74LVC2G34GW-Q100	YA
74LVC2G34GV-Q100	Y34


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
1A	1	data input
GND	2	ground (0 V)
2A	3	data input
2Y	4	data output
V _{CC}	5	supply voltage
1Y	6	data output
-		

7. Functional description

Table 4.Function table

. .

Input	Output
nA	nY
L	L
Н	Н

[1] H = HIGH voltage level; L = LOW voltage level.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					,
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V	-	±50	mA
Vo	output voltage	Active mode	[1][2] -0.5	V _{CC} + 0.5	V
		Power-down mode	[1][2] -0.5	+6.5	V
lo	output current	$V_{O} = 0 V$ to V_{CC}	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[3] _	250	mW
T _{stg}	storage temperature		-65	+150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] When V_{CC} = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.

[3] For SC-88 and SC-74A packages: above 87.5 $^\circ$ C the value of P_{tot} derates linearly with 4.0 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{CC}	supply voltage		1.65	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	V _{CC}	V
		Power-down mode; $V_{CC} = 0 V$	0	-	5.5	V
T _{amb}	ambient temperature		-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V	-	-	20	ns/V
		V_{CC} = 2.7 V to 5.5 V	-	-	10	ns/V

Dual buffer gate

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	–40 °C to	+125 °C	Unit	
			Min	Typ <mark>[1]</mark>	Max	Min	Max		
V _{IH}	HIGH-level	$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65V_{CC}$	-	-	$0.65V_{CC}$	-	V	
	input voltage	V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V	
		V_{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V	
		V_{CC} = 4.5 V to 5.5 V	$0.7V_{CC}$	-	-	$0.7V_{CC}$	-	V	
VIL	LOW-level	V_{CC} = 1.65 V to 1.95 V	-	-	$0.35V_{CC}$	-	$0.35V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V	
		V_{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V	
		V_{CC} = 4.5 V to 5.5 V	-	-	$0.3V_{CC}$	-	$0.3V_{CC}$	V	
/ _{ОН}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$							
output voltage	output voltage	$I_{O} = -100 \ \mu A;$ $V_{CC} = 1.65 \ V \ to \ 5.5 \ V$	$V_{CC}-0.1$	-	-	$V_{CC}-0.1$	-	V	
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	0.95	-	V	
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	1.7	-	V	
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	1.9	-	V	
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3	-	-	2.0	-	V	
		$I_O = -32$ mA; $V_{CC} = 4.5$ V	3.8	-	-	3.4	-	V	
/ _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$							
		I _O = 100 μA; V _{CC} = 1.65 V to 5.5 V	-	-	0.10	-	0.10	V	
		$I_0 = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.70	V	
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.30	-	0.45	V	
		I_{O} = 12 mA; V_{CC} = 2.7 V	-	-	0.40	-	0.60	V	
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.80	V	
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.55	-	0.80	V	
I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	±0.1	±5	-	±20	μA	
OFF	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 5.5 V	-	±0.1	±10	-	±20	μA	
CC	supply current	$V_{I} = 5.5 V \text{ or GND}; I_{O} = 0 A;$ $V_{CC} = 1.65 V \text{ to } 5.5 V$	-	0.1	10	-	40	μA	
l _{CC}	additional supply current	per pin; $V_{CC} = 2.3 \text{ V}$ to 5.5 V; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$	-	5	500	-	5000	μA	
2	input capacitance	V_{CC} = 3.3 V; V_{I} = GND to V_{CC}	-	2.5	-	-	-	pF	

[1] All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 6.

Symbol	Parameter	Conditions		–40 °C to +85 °C		–40 °C to	Unit		
				Min	Typ <mark>[1]</mark>	Мах	Min	Max	
t _{pd}	propagation delay	nA to nY; see Figure 5	[2]						
		V_{CC} = 1.65 V to 1.95 V		1.0	3.8	8.6	1.0	10.8	ns
		V_{CC} = 2.3 V to 2.7 V		0.5	2.4	4.4	0.5	5.5	ns
		$V_{CC} = 2.7 V$		0.5	2.5	5.0	0.5	6.3	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		0.5	2.2	4.1	0.5	5.1	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		0.5	1.9	3.2	0.5	4.0	ns
C_{PD}	power dissipation capacitance	V_{I} = GND to $V_{\text{CC}};V_{\text{CC}}$ = 3.3 V	[3]	-	20	-	-	-	pF

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \sum (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs.

Dual buffer gate

12. Waveforms





Table 9. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _M
1.65 V to 1.95 V	0.5V _{CC}	0.5V _{CC}
2.3 V to 2.7 V	0.5V _{CC}	0.5V _{CC}
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	0.5V _{CC}	0.5V _{CC}



NXP Semiconductors

74LVC2G34-Q100

Dual buffer gate

Supply voltage	Supply voltage Input		Load	Load		
V _{cc}	VI	$t_r = t_f$	CL	RL	t _{PLH} , t _{PHL}	
1.65 V to 1.95 V	V _{CC}	\leq 2.0 ns	30 pF	1 kΩ	open	
2.3 V to 2.7 V	V _{CC}	\leq 2.0 ns	30 pF	500 Ω	open	
2.7 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	
3.0 V to 3.6 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	
4.5 V to 5.5 V	V _{CC}	≤ 2.5 ns	50 pF	500 Ω	open	

Dual buffer gate

13. Package outline





Fig 7. Package outline SOT363 (SC-88)

All information provided in this document is subject to legal disclaimers.

74LVC2G34_Q100

Dual buffer gate

SOT457



Plastic surface-mounted package (TSOP6); 6 leads

Fig 8. Package outline SOT457 (TSOP6)

All information provided in this document is subject to legal disclaimers.

74LVC2G34_Q100

Dual buffer gate

14. Abbreviations

Table 11.	Abbreviations
Acronym	Description
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic
MIL	Military

15. Revision history

Table 12. Revision history								
Document ID	Release date	Data sheet status	Change notice	Supersedes				
74LVC2G34_Q100 v.1	20120801	Product data sheet	-	-				

74LVC2G34_Q100

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Dual buffer gate

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning 3
6.2	Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 6
12	Waveforms
13	Package outline
14	Abbreviations 11
15	Revision history 11
16	Legal information 12
16.1	Data sheet status 12
16.2	Definitions 12
16.3	Disclaimers
16.4	Trademarks 13
17	Contact information 13
18	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 1 August 2012 Document identifier: 74LVC2G34_Q100