32-bit buffer/line driver; 5 V input/output tolerant; 3-state

Rev. 3 — 16 December 2011

**Product data sheet** 

### 1. General description

The 74LVCH32244A is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 V or 5.0 V devices. In 3-state operation outputs can handle 5 V. These features allow the use of these devices as translators in a mixed 3.3 V and 5 V environment.

The 74LVCH32244A is a 32-bit non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by eight output enable outputs ( $1\overline{OE}$  to  $8\overline{OE}$ ). A HIGH on pin nOE causes the outputs to assume a high-impedance OFF-state.

To ensure the high-impedance state during power-up or power-down, pin  $n\overline{OE}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

### 2. Features and benefits

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- MULTIBYTE flow-through standard pinout architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- All data inputs have bus hold
- Complies with JEDEC standard:
  - ◆ JESD8-7A (1.65 V to 1.95 V)
  - ◆ JESD8-5A (2.3 V to 2.7 V)
  - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-B exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Specified from –40 °C to +85 °C
- Packaged in plastic fine-pitch ball grid array package





32-bit buffer/line driver; 5 V input/output tolerant; 3-state

#### **Ordering information** 3.

Table 1: Orderin	ng information								
Type number	Package								
	Temperature range	Name	Description	Version					
74LVC32244AEC	–40 °C to +85 °C	LFBGA96	plastic low profile fine-pitch ball grid array package; 96 balls; body $13.5 \times 5.5 \times 1.05$ mm	SOT536-1					

#### **Functional diagram** 4.





74LVCH32244A

32-bit buffer/line driver; 5 V input/output tolerant; 3-state

## 5. Pinning information

### 5.1 Pinning

8A2	8A1	7A3	7A1	6A3	6A1	5A3	5A1	4A2	4A1	3A3	3A1	2A3	2A1	1A3	1A1	6
8A3	8A0	7A2	7A0	6A2	6A0	5A2	5A0	4A3	4A0	3A2	3A0	2A2	2A0	1A2	1A0	5
70E	GND	Vcc	GND	GND	V <sub>CC</sub>	GND	60E	30E	GND	Vcc	GND	GND	Vcc	GND	20E	4
80E	GND	VCC	GND	GND	V <sub>CC</sub>	GND	50E	40E	GND	VCC	GND	GND	Vcc	GND	10E	3
8Y3	8Y0	7Y2	7Y0	6Y2	6Y0	5Y2	5Y0	4Y3	4Y0	3Y2	3Y0	2Y2	2Y0	1Y2	1Y0	2
8Y2	8Y1	7Y3	7Y1	6Y3	6Y1	5Y3	5Y1	4Y2	4Y1	3Y3	3Y1	2Y3	2Y1	1Y3	1Y1	1
т	R	Ρ	Ν	М	L	к	J	н	G	F	Е	D	С	В	A	

Fig 3. Pin configuration

### 5.2 Pin description

#### Table 2: Pin description

Symbol	Ball	Description			
$n\overline{OE}$ (n = 1 to 8)	A3, A4, H4, H3, J3, J4, T4, T3	3-state output enable input (active LOW)			
1A[0:7]	A5, A6, B5, B6	data input			
2A[0:7]	C5, C6, D5, D6				
3A[0:7]	E5, E6, F5, F6				
4A[0:7]	G5, G6, H6, H5				
5A[0:7]	J5, J6, K5, K6				
6A[0:7]	L5, L6, M5, M6				
7A[0:7]	N5, N6, P5, P6				
8A[0:7]	R5, R6, T6, T5				
1Y[0:7]	A2, A1, B2, B1	data output			
2Y[0:7]	C2, C1, D2, D1				
3Y[0:7]	E2, E1, F2, F1				
4Y[0:7]	G2, G1, H1, H2				
5Y[0:7]	J2, J1, K2, K1				
6Y[0:7]	L2, L1, M2, M1				
7Y[0:7]	N2, N1, P2, P1				
8Y[0:7]	R2, R1, T1, T2				
GND	B3, B4, D3, D4, E3, E4, G3, G4, K3, K4, M3, M4, N3, N4, R3, R4	ground (0 V)			
V <sub>CC</sub>	C3, C4, F3, F4, L3, L4, P3, P4	supply voltage			

32-bit buffer/line driver; 5 V input/output tolerant; 3-state

## 6. Functional description

Table 3:	Functional table <sup>[1]</sup>		
Input nOE			Output
nOE		nAn	nYn
L		L	L
L		Н	Н
Н		Х	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state

## 7. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < 0	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
Ι <sub>ΟΚ</sub>	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0	-	±50	mA
Vo	output voltage	output HIGH or LOW state	[2] -0.5	$V_{CC} + 0.5$	V
		output 3-state	[2] -0.5	+6.5	V
I <sub>O</sub>	output current	$V_{O} = 0 V$ to $V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		<u>[3]</u>	200	mA
I <sub>GND</sub>	ground current		<u>[3]</u> –200	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +125 $^{\circ}C$	[4] _	1000	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] All supply and ground pins connected externally to one voltage source.

[4] Above 70 °C the value of P<sub>tot</sub> derate linearly with 1.8 mW/K.

## 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	V <sub>CC</sub>	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC}$ = 1.65 V to 2.7 V	-	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	10	ns/V

74LVCH32244A

© NXP B.V. 2011. All rights reserved.

32-bit buffer/line driver; 5 V input/output tolerant; 3-state

## 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	85 °C	–40 °C to	o +125 ℃	Uni
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
ViH	HIGH-level	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	$V_{CC}$ = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		$V_{CC}$ = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	voltage	$V_{CC}$ = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	-	-	0.8	-	0.8	V
√ <sub>ОН</sub>	HIGH-level	$V_I = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O} = -100 \ \mu A;$ $V_{CC} = 1.65 \ V \text{ to } 3.6 \ V$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
		$I_{O}$ = -4 mA; $V_{CC}$ = 1.65 V	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
/ <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O} = 100 \ \mu A;$ $V_{CC} = 1.65 \ V \text{ to } 3.6 \ V$	-	-	0.2	-	0.3	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	-	0.65	V
		$I_0 = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
I	input leakage current <sup>[2]</sup>	V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 5.5 V or GND	-	±0.1	±5	-	±20	μA
loz	OFF-state output current [2]	$\label{eq:VI} \begin{array}{l} V_{I} = V_{IH} \text{ or } V_{IL}; \ V_{CC} = 3.6 \ V; \\ V_{O} = 5.5 \ V \text{ or } \ GND; \end{array}$	-	0.1	±5	-	±20	μA
OFF	power-off leakage supply	$V_{CC}$ = 0 V; $V_{I}$ or $V_{O}$ = 5.5 V	-	0.1	±10	-	±20	μA
СС	supply current	$V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	0.1	40	-	160	μA
VI <sub>CC</sub>	additional supply current	per input pin; $V_{CC} = 2.7 V \text{ to } 3.6 V;$ $V_I = V_{CC} - 0.6 V; I_O = 0 A$	-	5	500	-	5000	μA
CI	input capacitance	$V_{CC} = 0 V$ to 3.6 V; V <sub>1</sub> = GND to V <sub>CC</sub>	-	5.0	-	-	-	pF
BHL	bus hold LOW	$V_{CC}$ = 1.65; $V_{I}$ = 0.58 V	10	-	-	10	-	μΑ
	current [3][4]	$V_{CC} = 2.3; V_I = 0.7 V$	30	-	-	25	-	μA
		$V_{CC} = 3.0; V_I = 0.8 V$	75	-	-	60	-	μA
LVCH32244A		All information provided in	this document is subject	to legal disat-	imers	,	© NXP B.V. 2011. All rig	ahte ro-

# 74LVCH32244A

#### 32-bit buffer/line driver; 5 V input/output tolerant; 3-state

Symbol	Parameter	Conditions	-40	) °C to +85	5 °C	–40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
I <sub>BHH</sub>	I <sub>BHH</sub> bus hold HIGH current [3][4]	$V_{CC} = 1.65; V_I = 1.07 V$	-10	-	-	-10	-	μA
		$V_{CC} = 2.3; V_I = 1.7 V$	-30	-	-	-25	-	μA
	$V_{CC} = 3.0; V_I = 2.0 V$	-75	-	-	-60	-	μA	
I <sub>BHLO</sub>	bus hold LOW	V <sub>CC</sub> = 1.95 V	200	-	-	200	-	μA
	overdrive current [3][5]	$V_{CC} = 2.7 V$	300	-	-	300	-	μΑ
		V <sub>CC</sub> = 3.6 V	500	-	-	500	-	μA
I <sub>BHHO</sub>	bus hold HIGH	V <sub>CC</sub> = 1.95 V	-200	-	-	-200	-	μΑ
	overdrive current <sup>[3][5]</sup>	V <sub>CC</sub> = 2.7 V	-300	-	-	-300	-	μΑ
		V <sub>CC</sub> = 3.6 V	-500	-	-	-500	-	μΑ

#### Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C.

[2] The bus hold circuit is switched off when  $V_1 > V_{CC}$  allowing 5.5 V on the input pin.

[3] Valid for data inputs only. Control inputs do not have a bus hold circuit.

[4] The specified sustaining current at the data inputs holds the input below the specified V<sub>I</sub> level.

[5] The specified overdrive current at the data input forces the data input to the opposite logic input state.

## **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 6.

Symbol	Parameter	Conditions		T <sub>amb</sub> =	–40 °C to	• +85 °C	–40 °C te	o +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	1
t <sub>pd</sub>	propagation	nAn to nYn; see Figure 4	[2]		•				•
	delay	V <sub>CC</sub> = 1.2 V		-	11.0	-	-	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V		1.5	4.8	10.7	1.5	11.3	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	2.6	5.3	1.0	5.9	ns
		$V_{CC} = 2.7 V$		1.0	2.6	4.7	1.0	6.0	ns
	enable time	$V_{CC}$ = 3.0 V to 3.6 V		1.1	2.2	4.1	1.1	5.5	ns
t <sub>en</sub>	enable time	nOE to nYn; see <u>Figure 5</u>	[2]						
		$V_{CC} = 1.2 V$		-	15.0	-	-	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V		1.5	6.2	12.1	1.5	12.7	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	3.5	6.4	1.0	7.1	ns
		$V_{CC} = 2.7 V$		1.0	3.2	5.8	1.0	7.5	ns
		$V_{CC}$ = 3.0 V to 3.6 V		1.0	2.8	4.6	1.0	6.0	ns
t <sub>dis</sub>	disable time	nOE to nYn; see <u>Figure 5</u>	[2]						
		V <sub>CC</sub> = 1.2 V		-	10.0	-	-	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V		2.5	4.4	8.7	2.5	9.4	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	2.4	4.9	1.0	5.3	ns
		$V_{CC} = 2.7 V$		1.0	3.2	6.2	1.0	8.0	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.8	3.1	5.2	1.8	6.5	ns

#### 32-bit buffer/line driver; 5 V input/output tolerant; 3-state

Symbol	Parameter	Conditions		T <sub>amb</sub> = -40 °C to +85 °C			–40 °C to	o +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t <sub>sk(o)</sub>	output skew time	$V_{CC} = 3.0 V \text{ to } 3.6 V$	<u>[3]</u>	-	-	1.0	-	1.5	ns
C <sub>PD</sub>	power	per flip-flop; $V_I = GND$ to $V_{CC}$	[4]						
	dissipation	outputs enabled							
	capacitance	$V_{CC}$ = 1.65 V to 1.95 V		-	4.8	-	-	-	pF
		$V_{CC}$ = 2.3 V to 2.7 V		-	8.3	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	11.4	-	-	-	pF

#### Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 6

[1] Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.


[2] t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .  $t_{\text{dis}}$  is the same as  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}.$ 

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$  $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz C<sub>L</sub> = output load capacitance in pF V<sub>CC</sub> = supply voltage in Volts N = number of inputs switching  $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of the outputs


## 11. Waveforms




74LVCH32244A

# 74LVCH32244A

### 32-bit buffer/line driver; 5 V input/output tolerant; 3-state



#### 32-bit buffer/line driver; 5 V input/output tolerant; 3-state



#### Fig 6. Load circuitry for switching times


#### Table 8. Test data

Supply voltage	Input		Load		V <sub>EXT</sub>	V <sub>EXT</sub>		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>	
1.2 V	V <sub>CC</sub>	$\leq$ 2 ns	30 pF	1 kΩ	open	$2 \times V_{CC}$	GND	
1.65 V to 1.95 V	V <sub>CC</sub>	$\leq$ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V <sub>CC</sub>	$\leq$ 2 ns	30 pF	500 Ω	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND	

# 74LVCH32244A

32-bit buffer/line driver; 5 V input/output tolerant; 3-state

### 12. Package outline



LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1

#### Fig 7. Package outline SOT563-1 (LFBGA96)

All information provided in this document is subject to legal disclaimers.

74LVCH32244A

32-bit buffer/line driver; 5 V input/output tolerant; 3-state

## **13. Abbreviations**

Table 9.         Abbreviations							
Acronym	Description						
CDM	Charged Device Model						
DUT	Device Under Test						
ESD	ElectroStatic Discharge						
HBM	Human Body Model						
MM	Machine Model						
TTL	Transistor-Transistor Logic						

## 14. Revision history

Table 10: Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LVCH32244A v.3	20111216	Product data sheet	-	74LVCH32244A v.2	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>				
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	<ul> <li><u>Table 4</u>, <u>Table 5</u>, <u>Table 6</u>, <u>Table 7</u> and <u>Table 8</u>: values added for lower voltage ranges.</li> </ul>				
74LVCH32244A v.2	20040519	Product specification	-	74LVCH32244A v.1	
74LVCH32244A v.1	19991124	Product specification	-	-	

## **15. Legal information**

### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

#### 32-bit buffer/line driver; 5 V input/output tolerant; 3-state

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

## **16. Contact information**

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

## 74LVCH32244A

32-bit buffer/line driver; 5 V input/output tolerant; 3-state

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms 7
12	Package outline 10
13	Abbreviations 11
14	Revision history 11
15	Legal information 12
15.1	Data sheet status 12
15.2	Definitions 12
15.3	Disclaimers
15.4	Trademarks 13
16	Contact information 13
17	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 December 2011 Document identifier: 74LVCH32244A