HEF4040B-Q100

12-stage binary ripple counter Rev. 1 — 4 April 2013

Product data sheet

General description 1.

The HEF4040B-Q100 is a 12-stage binary ripple counter with a clock input (\overline{CP}), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of $\overline{\text{CP}}$. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of CP. Each counter stage is a static toggle flip-flop. The clock input is highly tolerant of slow rise and fall times due to its Schmitt trigger action.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

Features and benefits 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
 - ◆ Specified from -40 °C to +85 °C
- Tolerant of slow clock rise and fall time
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Complies with JEDEC standard JESD 13-B

Applications

- Frequency dividing circuits
- Time delay circuits
- Control counters



4. Ordering information

Table 1. Ordering information

All types operate from -40 °C to +85 °C.

Type number	Package	Package					
	Name	Description	Version				
HEF4040BT-Q100	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				

5. Functional diagram




Fig 1. Functional diagram






Fig 2. Logic diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
V _{SS}	8	ground supply voltage
Q0 to Q11	9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1	parallel output
CP	10	clock input (HIGH-to-LOW edge-triggered)
MR	11	master reset input (active HIGH)
V_{DD}	16	supply voltage

7. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

		,			
Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
V_{I}	input voltage		-0.5	$V_{DD} + 0.5$	V
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I_{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation		<u>[1]</u> _	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

8. Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	supply voltage		3	-	15	V
VI	input voltage		0	-	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	ms/V
		V _{DD} = 10 V	-	-	0.5	ms/V
		V _{DD} = 15 V	-	-	0.08	ms/V

9. Static characteristics

Table 5. Static characteristics

 $V_{SS} = 0$ V; $V_I = V_{SS}$ or V_{DD} ; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD} $T_{amb} = -40 ^{\circ}C$		T _{amb} = 25 °C		T _{amb} = 85 °C		Unit	
				Min	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$ I_{O} < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V_{IL}	LOW-level input voltage	$ I_{O} < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level output voltage	$ I_O < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level output voltage	$ I_O < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		$V_0 = 4.6 \text{ V}$	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		$V_0 = 9.5 \ V$	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		$V_{O} = 13.5 \text{ V}$	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I _{OL}	LOW-level output current	$V_0 = 0.4 \ V$	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_{O} = 0.5 \ V$	10 V	1.3	-	1.1	-	0.9	-	mA
		$V_0 = 1.5 \text{ V}$	15 V	3.6	-	3.0	-	2.4	-	mA
I _{LI}	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I _{DD}	supply current	I _O = 0 A	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
Cı	input capacitance		-	-	-	-	7.5	-	-	pF

10. Dynamic characteristics

Table 6. Dynamic characteristics

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \,^{\circ}\text{C}$; unless otherwise specified; for test circuit see <u>Figure 6</u>.

Symbol	Parameter	Conditions	V_{DD}		Extrapolation formula[1]	Min	Тур	Max	Unit
· · · · =	HIGH to LOW	$\overline{CP} \to Q0$	5 V		78 ns + $(0.55 \text{ ns/pF})C_L$	-	105	210	ns
	propagation delay	see <u>Figure 5</u>	10 V		34 ns + (0.23 ns/pF)C _L	-	45	90	ns
			15 V		27 ns + (0.16 ns/pF)C _L	-	35	70	ns
		$Qn \rightarrow Qn + 1$	5 V	[2	(0.55 ns/pF)C _L	-	35	70	ns
			10 V	[2	(0.23 ns/pF)C _L	-	15	30	ns
			15 V	[2	(0.16 ns/pF)C _L	-	10	20	ns
		$MR \to Qn$	5 V		63 ns + (0.55 ns/pF)C _L	-	90	180	ns
		see Figure 5	10 V		29 ns + (0.23 ns/pF)C _L	-	40	80	ns
			15 V		22 ns + (0.16 ns/pF)C _L	-	30	60	ns
t _{PLH}	LOW to HIGH	$\overline{CP} \to Q0$	5 V		58 ns + (0.55 ns/pF)C _L	-	85	170	ns
	propagation delay	see Figure 5	10 V		29 ns + (0.23 ns/pF)C _L	-	40	80	ns
			15 V		22 ns + (0.16 ns/pF)C _L	-	30	60	ns
		$Qn \rightarrow Qn + 1$	5 V	[2	(0.55 ns/pF)C _L	-	35	70	ns
			10 V	[2	(0.23 ns/pF)C _L	-	15	30	ns
			15 V	[2	(0.16 ns/pF)C _L	-	10	20	ns
t _t	transition time	see Figure 5	5 V	[3	10 ns + (1.00 ns/pF)C _L	-	60	120	ns
			10 V		9 ns + (0.42 ns/pF)C _L	-	30	60	ns
			15 V		6 ns + (0.28 ns/pF)C _L	-	20	40	ns
t _W	pulse width	CP input HIGH;	5 V			50	25	-	ns
		minimum width;	10 V			30	15	-	ns
		see <u>Figure 5</u>	15 V			20	10	-	ns
		MR input HIGH;	5 V			40	20	-	ns
		minimum width;	10 V			30	15	-	ns
		see <u>Figure 5</u>	15 V			20	10	-	ns
t _{rec}	recovery time	MR input;	5 V			40	20	-	ns
		see Figure 5	10 V			30	15	-	ns
			15 V			20	10	-	ns
f _{max}	maximum	CP input;	5 V			10	20	-	MHz
	frequency	see Figure 5	10 V			15	30	-	MHz
			15 V			25	50	-	MHz

^[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

^[2] For loads other than 50 pF at the nth output, use the slope given.


^[3] t_t is the same as t_{THL} and t_{TLH} .

Table 7. Dynamic power dissipation P_D

 P_D can be calculated from the formulas shown. $V_{SS} = 0 \text{ V}$; $t_r = t_f \le 20 \text{ ns}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$.

Symbol	Parameter	V_{DD}	Typical formula for P _D (μW)	where:
P_D	dynamic power	5 V	$P_D = 400 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f_i = input frequency in MHz,
	dissipation	10 V	$P_D = 2000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f _o = output frequency in MHz,
	15 V $P_D = 5200 \times f_i + \Sigma (f_0)$		$P_D = 5200 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	C_L = output load capacitance in pF,
				V_{DD} = supply voltage in V,
				$\Sigma(f_o \times C_L) = sum \ of \ the \ outputs.$

11. Waveforms




Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load. Transition times: transition time (t_t) = HIGH LOW (t_{THL}) or LOW HIGH (t_{TLH}) transition times.

Measurement points are given in Table 8, test circuit in Figure 6 and test data in Table 9


Fig 5. Waveforms showing propagation delays for MR to Qn and $\overline{\text{CP}}$ to Q0, minimum MR and $\overline{\text{CP}}$ pulse widths

Table 8. Measurement points

Supply voltage	Input	Output	
V_{DD}	VI	V _M	V _M
5 V to 15 V	V _{DD} or V _{SS}	0.5V _{DD}	0.5V _{DD}



a. Input waveforms



b. Test circuit

Test data is given in Table 9.

Definitions test circuit:

DUT = Device Under Test;

C_L = load capacitance, including the jig and probe capacitance;

 R_L = load resistance, which should be equal to the output impedance of the pulse generator.

Fig 6. Test circuit for measuring switching times


Table 9. Test data

Supply voltage	Input	Load	
V_{DD}	VI	t _r , t _f	CL
5 V to 15 V	V _{SS} or V _{DD}	≤ 20 ns	50 pF

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ICCUIT DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				99-12-27 03-02-19	

Fig 7. Package outline SOT109-1 (SO16)

HEF4040B_Q100 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
НВМ	Human Body Model
ESD	ElectroStatic Discharge
MM	Machine Model
MIL	Military

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4040B_Q100 v.1	20130404	Product data sheet	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or

applications and therefore such inclusion and/or use is at the customer's own

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

HEF4040B-Q100

12-stage binary ripple counter

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description
2	Features and benefits
3	Applications
4	Ordering information
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Limiting values4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms
12	Package outline 9
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks12
16	Contact information 12
17	Contonte 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.