

# **PCA9616**

3-channel Fast-mode Plus differential I<sup>2</sup>C-bus buffer with hot-swap logic

Rev. 1 — 2 October 2013

**Preliminary data sheet** 

## 1. General description

The PCA9616 is a Fast-mode Plus (Fm+) SMBus/I<sup>2</sup>C-bus buffer that extends the normal single-ended SMBus/I<sup>2</sup>C-bus through electrically noisy environments using a differential SMBus/I<sup>2</sup>C-bus (dI<sup>2</sup>C) physical layer, which is transparent to the SMBus/I<sup>2</sup>C-bus protocol layer. It consists of single-ended to differential driver channels for the SCL (serial clock), SDA (serial data), and a third channel useful for INT or other signaling.

The use of differential transmission lines between identical dl<sup>2</sup>C bus buffers removes electrical noise and common-mode offsets that are present when signal lines must pass between different voltage domains, are bundled with hostile signals, or run adjacent to electrical noise sources, such as high energy power supplies and electric motors.

The SMBus/I<sup>2</sup>C-bus was conceived as a simple slow speed digital link for short runs, typically on a single PCB or between adjacent PCBs with a common ground connection. Applications that extend the bus length or run long cables require careful design to preserve noise margin and reject interference.

The dl<sup>2</sup>C-bus buffers were designed to solve these problems and are ideally suited for rugged high noise environments and/or longer cable applications, allow multiple slaves, and operate at bus speeds up to 1 MHz clock rate. Cables can be extended to at least three meters (3 m), or longer cable runs at lower clock speeds. The dl<sup>2</sup>C-bus buffers are compatible with existing SMBus/l<sup>2</sup>C-bus devices and can drive Standard, Fast-mode, and Fast-mode Plus devices on the single-ended side.


Signal direction is automatic, and requires no external control. To prevent bus latch up, the standard SMBus/I<sup>2</sup>C-bus side of the bus buffer, the PCA9616 employs static offset, care should be taken when connecting these to other SMBus/I<sup>2</sup>C-bus buffers that may not operate with static offset.

This device is a bridge between the normal single-ended wired-OR SMBus/I<sup>2</sup>C-bus and the  $dI^{2}C$ -bus.

Additional circuitry allows the PCA9616 to be used for 'hot swap' applications, where systems are always on, but require insertion or removal of modules or cards without disruption to existing signals.

The PCA9616 operates over a system supply voltage range of 0.8 V to 5.5 V in two ranges, which are selected by the VDDA\_SEL pin.





### 2. Features and benefits

- Hot swap allows insertion or removal of modules or card without disruption to bus data
- READY signal (PCA9616 output) indicates device is ready from a cold start
- EN signal (PCA9616 input) controls PCA9616 hot swap sequence
- Bus idle detect (PCA9616 internal function) waits for a bus idle condition before connection is made
- 3 channel dl<sup>2</sup>C (differential l<sup>2</sup>C-bus) to Fm+ single-ended buffer operating up to 1 MHz with 30 mA SDA/SCL > 2.2 V, or 3 mA SDA/SCL < 2.4 V</p>
- Compatible with I<sup>2</sup>C-bus Standard/Fast-mode and Fast-mode Plus at 1 MHz
- Active HIGH (internal pull-up resistor) Enable disables the device to high-impedance state
- Single-ended I<sup>2</sup>C-bus on card side up to 540 pF >2.2 V and 400 pF <2.4 V
- Differential I<sup>2</sup>C-bus on cable side supporting multi-drop bus
  - Maximum cable length: 3 m (approximately 10 feet) (longer at lower frequency)
  - dl<sup>2</sup>C output: 3 V differential output (unloaded: ~5 V, loaded: ~1.5 V)
  - Differential line impedance (user defined): 100  $\Omega$  nominal suggested
  - Receive input sensitivity: ±200 mV
  - Hysteresis: ±30 mV typical
  - Input impedance: high-impedance (1 MΩ typical)
  - ◆ Receive input voltage range: -0.5 V to +5.5 V
- Lock-up free operation
- Supports arbitration and clock stretching across the dl<sup>2</sup>C-bus buffers
- Powered-off and powering-up high-impedance I<sup>2</sup>C-bus pins
- Operating supply voltage (V<sub>DD(A)</sub>) range of 0.8 V to 5.5 V with single-ended side 5.5 V tolerant
- Differential I<sup>2</sup>C-bus operating supply voltage (V<sub>DD(B)</sub>) range of 3.0 V to 5.5 V with 5.5 V tolerant. Best operation is at 5 V.
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Package offering: TSSOP16

### 3. Applications

- Any application with multiple power supplies and the potential for ground offsets up to 2.5 V
- Any application that requires long I<sup>2</sup>C-bus runs in electrically noisy environments
- Monitor remote temperature/leak detectors in harsh environment with interrupt back to master
- Control of power supplies in high noise environment
- Transmission of I<sup>2</sup>C-bus between equipment cabinets
- Commercial lighting and industrial heating/cooling control

### 4. Ordering information


#### Table 1.Ordering information


Type number	Topside	Package		
	marking	Name	Description	Version
PCA9616PW	PCA9616	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

### 4.1 Ordering options

Table 2. Orde	ering options				
Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9616PW	PCA9616PW,118	TSSOP16	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb}$ = -40 °C to +85 °C


### 5. Block diagram





#### **Pinning information** 6.

### 6.1 Pinning



### 6.2 Pin description

Table 3.	Pin descr	iption
Symbol	Pin	Description
V <sub>DD(A)</sub>	1	I <sup>2</sup> C-bus side power supply.
		2.3 V to 5.5 V for PCA9616
SDA	2	card side open-drain serial data input/output
EN	3	enable input
SCL	4	card side open-drain serial clock input/output
PIDET	5	plug-in detection, open-drain output LOW to indicate that all hot-swap pins have been steady and reliably plugged into the backplane
READY	6	open-drain output that goes HIGH when SDA and SCL are disconnected from DSDA and DSCL, and pulls LOW when two sides are connected
INT	7	card side open-drain interrupt input/output
V <sub>SS</sub>	8	ground supply voltage (0 V)
VDDA_SEI	L 9	$V_{DD(A)}$ supply pin option input. Floating is not information of $V_{DD(A)}$ range. Recommend to be HIGH when $V_{DD(A)} > 2.3$ V and be LOW when $V_{DD(A)} < 2.3$ V through a resistor.
DINTP	10	line side differential open-drain interrupt plus input/output
DINTM	11	line side differential open-drain interrupt minus input/output
DSCLM	12	line side differential open-drain clock minus input/output
DSCLP	13	line side differential open-drain clock plus input/output
DSDAP	14	line side differential open-drain data plus input/output
DSDAM	15	line side differential open-drain data minus input/output
V <sub>DD(<b>B</b>)</sub>	16	differential side power supply (3.0 V to 5.5 V)

### 7. Functional description

#### Refer to Figure 2.

The PCA9616 is used at each node of the dl<sup>2</sup>C-bus signal path, to provide conversion from the dl<sup>2</sup>C-bus signal format to conventional l<sup>2</sup>C-bus/SMBus, allowing the connection of existing l<sup>2</sup>C-bus/SMBus devices as slaves or the bus master. Because the signal voltages on the l<sup>2</sup>C-bus/SMBus bus side may be different from the dl<sup>2</sup>C-bus side, there are two power supply pins and a common ground. Static offset is employed by the l<sup>2</sup>C-bus/SMBus side to prevent bus latch up. Signal direction is determined by the l<sup>2</sup>C-bus/SMBus bus protocol, and does not require a direction signal, as these bus buffers automatically set signal flow direction. An enable pin (EN) is provided to disable the bus buffer, and is useful for fault finding, power-up sequencing, or reconfiguration of a large bus system by isolating sections not needed at all times.

Construction of the differential transmission line is not device dependent. PCB traces, open wiring, twisted pair cables or a combination of these may be used. Twisted pair cables offer the best performance. A typical twisted pair transmission line cable has a characteristic impedance of 'about 100  $\Omega$ ' and must be terminated at both ends in 100  $\Omega$  to prevent unwanted signal reflections. Multiple nodes (each using a dl<sup>2</sup>C-bus buffer) may be connected at any point along this transmission line, however, the stub length will degrade the bus performance, and should therefore be minimized.


### 7.1 I<sup>2</sup>C-bus/SMBus side

The I<sup>2</sup>C-bus/SMBus side of the PCA9616 differential bus buffer is connected to other I<sup>2</sup>C-bus/SMBus devices and requires pull-up resistors on each of the SCL and SDA signals. The value of the resistor should be chosen based on the bus capacitance and desired data speed, being careful not to overload the driver current rating of 3 mA for Standard and Fast modes, 30 mA for Fast-mode Plus (Fm+). Note that at lower supply voltages the driver will not deliver the higher current (see <u>Table 5 "Static characteristics"</u>). The I<sup>2</sup>C-bus/SMBus side of the PCA9616 is powered from the V<sub>DD(A)</sub> supply pin.

### 7.2 dl<sup>2</sup>C-bus side differential pair

In previous I<sup>2</sup>C-bus/SMBus designs the nodes (Master and one or more Slaves) are connected by wired-OR in combination with a single pull-up resistor. This simple arrangement is not suited for long distances more than one meter (1 m) or about three feet (3 ft), due to ringing and reflections on the un-terminated bus. The use of a transmission line with correct termination eliminates this problem, and is further improved by differential signaling used in the dI<sup>2</sup>C-bus scheme. Each node acts as both a driver and a receiver to allow bidirectional signal flow, but not at the same time. Switching from transmit to receive is done automatically. The dI<sup>2</sup>C-bus side of the PCA9616 is powered from the V<sub>DD(B)</sub> supply pin.

The dl<sup>2</sup>C-bus is also biased to an idle state (D+ more positive than D–) to be compatible with the l<sup>2</sup>C-bus/SMBus wired-OR scheme, when not transmitting traffic (data). This allows every node to receive broadcast messages from the Master, and return ACK/NACK and data in response. Biasing is done with additional resistors, connected to V<sub>DD(B)</sub> and V<sub>SS</sub> (the local ground), as shown in Figure 5. The transmission line is terminated in the characteristic impedance of the cable, typically 100  $\Omega$ . This is the value defined by three resistors, the other two resistors providing the idle condition bias to the twisted pair.



#### 7.2.1 Noise rejection

Impulse noise coupled into the I<sup>2</sup>C-bus/SMBus signals can prevent the I<sup>2</sup>C-bus/SMBus bus from operating reliably. The hostile signals may appear on the SCL line, SDA line, or both. Impulse noise may also enter the common ground connection, or be caused by current in the ground path caused by DC power supplies, or other signals sharing the common ground return path. This problem is removed by using a differential transmission line, in place of the I<sup>2</sup>C-bus/SMBus signal path. The dI<sup>2</sup>C-bus receiver (at each dI<sup>2</sup>C-bus node) subtracts the signals on the two differential lines (D+ and D–), and eliminates any common-mode noise that is coupled into the dI<sup>2</sup>C-bus. The receiver amplifies the signals which are also attenuated by the bulk resistance of the transmission line cable connection, and does not rely on a common ground connection at each node.

#### 7.2.2 Rejection of ground offset voltage

Hostile signals interfere with the I<sup>2</sup>C-bus/SMBus bus through the common ground connection between each node. Current in this ground path will cause an offset that may cause false data or push the I<sup>2</sup>C-bus/SMBus signals outside of an acceptable range. Unwanted ground offset can be caused by heavy DC current in the ground path, or injection of ground current from AC signals, either of which may show up as false signals.

Because the dl<sup>2</sup>C-bus node's receiver responds only to the difference between the two dl<sup>2</sup>C-bus transmission lines, common-mode signals are ignored. There is no need to have a ground connection between each of the nodes, which may be powered locally. Nodes may also be powered by extra conductors (for V<sub>DD</sub> and ground) run with the dl<sup>2</sup>C-bus signals. Voltage offsets caused by DC current in these additional wires will be ignored by the dl<sup>2</sup>C-bus receiver, which subtracts the two differential signals (D+ and D–).

#### 7.3 EN pin

Enable input. When the EN pin is LOW, the device will never connect to the bus, and/or disconnect the SCL/SDA from differential SCL/SDA, and assert READY pin HIGH. When EN is driven HIGH, and  $V_{DD(A)}$  and  $V_{DD(B)}$  are stable (indicated by PIDET goes LOW), the EN pin connects SDA/SCL to differential SDA/SCL after a stop bit or bus idle has been detected on differential line bus.

### 7.4 PIDET pin

Plug-in status output. This open-drain N-channel MOSFET output pulls LOW when the hot-swapped pins (differential SDA and SCL) have been steady and reliably plugged into the bus when  $V_{DD(A)}$  and  $V_{DD(B)}$  are powered. Connect a pull-up resistor, typically 10 k $\Omega$ , from this pin to  $V_{DD(A)}$ . Leave open or tie to  $V_{SS}$  if unused.

### 7.5 READY pin

Connection ready status output. This open-drain N-channel MOSFET output goes HIGH when the input and output sides are disconnected. READY is pulled LOW when EN is HIGH, PIDET is LOW, and a connection has been established between the input and differential output. Connect a pull-up resistor, typically 10 k $\Omega$ , from this pin to V<sub>DD(A)</sub>. Leave open or tie to V<sub>SS</sub> if unused.

### 7.6 VDDA\_SEL pin


Enable input to select  $V_{DD(A)}$  range. Tie to  $V_{DD(B)}$  if  $V_{DD(A)}$  is greater than 2.2 V and constant  $V_{OL}$  on SCL/SDA (0.52 V) is desired, and tie to  $V_{SS}$  if  $V_{DD(A)}$  is less than 2.4 V and the ratio  $V_{OL}$  (0.2 ×  $V_{DD(A)}$ ) is desired. Or leave open to let the device automatically switch based on  $V_{DD(A)}$  magnitude.

#### 7.7 Hot swap and power-on reset functionality

During a power-on sequence, an initialization circuit holds the PCA9616 in a disconnected state, meaning all outputs — SDA, SCL and the differential pins DSCLP/DSCLM and DSDAP/DSDAM — are in a high-impedance state. As the power supply rises (either power-up or live insertion), the initialization circuit enters a state where the internal references are stabilized and an internal timer is triggered. After 1 ms power is applied to the rest of the circuitry and the PCA9616 detects the status on the differential DSCLP/DSCLM and DSDAP/DSDAM lines. When the differential lines are detected as connected to a bus with valid termination, that is, both DSCLM/DSDAM <  $0.9 \times V_{DD(B)}$  and DSCLP/DSDAP >  $0.1 \times V_{DD(B)}$ , another timer is triggered. At the end of 10 ms, hot-swap logic (Figure 2) is enabled and the EN pin can detect a Stop Bit and Bus Idle condition. However, there is still no connection between SDA and DSDAP/DSDAM or between SCL and DSCLP/DSCLM. A successful EN pin sequence must occur for actual connection.

When the EN pin is set HIGH and the DSDAP and DSCLP pins have been HIGH for the bus idle time or when both the SCL and SDA pins are HIGH and a STOP condition has been seen on the differential bus (DSDAP/DSDAM and DSCLP/DSCLM pins), a connection is established between the differential and the single-ended buses. Whenever disconnected status is detected or the device is un-powered, the PCA9616 will disconnect the single-ended to differential buses, and the hot swap sequence will repeat again before the PCA9616 connects SDA to DSDAP/DSDAM and SCL to DSCLP/DSCLM.

**Remark:** Start-up process is the same for both PCA9616PW and PCA9615DP, except that PIDET and READY signals are only available in 16-pin package.



### 8. Application design-in information

#### 8.1 I<sup>2</sup>C-bus

As with the standard I<sup>2</sup>C-bus system, pull-up resistors are required to provide the logic HIGH levels on the single-ended buffered bus (standard open-drain configuration of the I<sup>2</sup>C-bus). The size of these pull-up resistors depends on the system. The device is designed to work with Standard-mode, Fast-mode and Fast-mode Plus I<sup>2</sup>C-bus devices in addition to SMBus devices. Standard-mode and Fast-mode I<sup>2</sup>C-bus and SMBus devices only specify 3 mA output drive; this limits the termination current to 3 mA in a generic I<sup>2</sup>C-bus system where Standard-mode devices and multiple masters are possible.

When only Fast-mode Plus devices are used, then higher termination currents can be used due to their 30 mA sink capability. The sink capability varies from 3 mA at 0.8 V to 30 mA at 5.5 V with the cut-off between 30 mA and 3 mA at 2.3 V.

### 8.2 Differential I<sup>2</sup>C-bus application

See Figure 7 through Figure 9.

The simple application (Figure 7) shows an existing SMBus/I<sup>2</sup>C-bus being extended over a section of dI<sup>2</sup>C-bus transmission line, containing a dedicated twisted pair for SCL and SDA. At one end of the transmission line a resistor network (R1, R2, R3) terminates the twisted pair cable and biases D+ positive with respect to D–. An identical resistor network at the other end of the transmission line terminates the twisted pair cable. DC power for each end of the transmission line and the V<sub>DD(B)</sub> of each PCA9616 bus buffer can be from separate and isolated power supplies, or use the same supply and ground run in separate wires along the same path as the dI<sup>2</sup>C-bus signal twisted pairs.

Telecom category 5 ('CAT 5') data cable is well suited for this task, but loose wires may also be used, with a reduction in performance. Assuming  $V_{DD(B)}$  is 5 V, and using CAT 5 cable, R2 is 120  $\Omega$ , R1 and R3 are 600  $\Omega$ . The parallel combination yields a termination of 100  $\Omega$  at each end of the twisted pairs.

Either side of the dl<sup>2</sup>C-bus buffer pair is connected to standard SMBus/l<sup>2</sup>C buses, which require their own pull-up resistors to  $V_{DD(A)}$  of the PCA9616 bus buffers.  $V_{DD(A)}$  and  $V_{DD(B)}$  can be the same supply, however, making them different voltages enables the PCA9616 bus buffers to level translate between the SMBus/l<sup>2</sup>C-bus and dl<sup>2</sup>C-bus sections of the bus, or to have different supply voltages and level translate at either end of the dl<sup>2</sup>C-bus and SMBus/l<sup>2</sup>C-bus system.

For example, the left-hand bus master (and local slave) may operate on a 3.3 V supply and SMBus/I<sup>2</sup>C-bus while the dI<sup>2</sup>C-bus transmission lines are at 5 V, and the right-hand slave is operated from a different 3.3 V supply and SMBus/I<sup>2</sup>C-bus, or even a different bus voltage other than 3.3 V.

Depending upon the timing from the system master, clock toggle rates can vary from 10 kHz for the SMBus (or less for SMBus/I<sup>2</sup>C-bus protocol) up to 100 kHz (Standard mode), 400 kHz (Fast mode), or up to 1 MHz (Fast-mode Plus).

The bus path is bidirectional. Assume that the left side SMBus/I<sup>2</sup>C-bus becomes active. A START condition (SDA goes LOW while SDA is HIGH) is sent. This upsets the idle condition on the  $dI^2$ C-bus section of the bus, because D+ was more positive than D- and

now they are reversed. The right side bus buffer sees the differential lines change polarity and in turn pulls SDA LOW on the SMBus/l<sup>2</sup>C-bus side of the bus buffer, transmitting the START condition to the slave on that section of the SMBus/l<sup>2</sup>C-bus.

If the data clocked out by the left side master contains a valid address of the right side slave, that slave responds by pulling SDA LOW on the ninth clock. This condition is transmitted across the dl<sup>2</sup>C-bus section that has now changed flow direction, and received by the left side bus buffer (again, D+ was more positive than D– and now they are reversed).

This sequence continues until the master sends the STOP condition (SCL HIGH while SDA goes HIGH), placing the active slave (on the right side) back to idle. When idle, the normal SMBus/I<sup>2</sup>C-bus (both left and right sections) are pulled up by their respective pull-ups. In turn, the dI<sup>2</sup>C-bus section of the bus rests with D+ more positive than D–.

The idle condition can be changed by any node on either SMBus/l<sup>2</sup>C-bus section or an additional dl<sup>2</sup>C-bus node, if present, on the dl<sup>2</sup>C-bus section of the system. This allows the existing SMBus/l<sup>2</sup>C-bus protocol to operate transparently over a mix of SMBus/l<sup>2</sup>C and dl<sup>2</sup>C bus segments.

Due to the SMBus/I<sup>2</sup>C-bus handshake protocol (ACK/NACK on the ninth clock pulse), the direction of the SMBus/I<sup>2</sup>C-bus is reversed often. The 'time of flight' for the signals to pass through each bus buffer and for the target slave to respond defines the maximum speed of the bus, regardless of how fast the clock toggles. The dI<sup>2</sup>C-bus section of the bus requires two additional PCA9616 bus buffers, further delaying the SMBus/I<sup>2</sup>C-bus traffic. If the dI<sup>2</sup>C-bus transmission line section is made longer, the bus will operate much slower, regardless of the clock toggle speed.


It is not necessary to have a ground connection between each end of the  $dl^2C$  section of the bus. The  $dl^2C$ -bus receiver responds to reversal of the polarity of the D+ and D- signals, and ignores the common-mode voltage that may be present.


Ideally, the common-mode voltage is the same at each end of the twisted pairs, and no current flows along the twisted pair when the bus is idle, because the D+ and D–  $dl^2C$ -bus drivers are both high-impedance, the bus is biased by R1, R2 and R3 at each end. If the common-mode voltage is not 0 V, current will flow along the twisted pair, returning through the common ground or common power supply connection if present.

If both ends of the twisted pair are powered by the same  $V_{DD(B)}$  supply and one end is remote, there will be a common-mode offset between them. This is ignored by the dl<sup>2</sup>C-bus receivers, which only respond to the difference between D+ and D–.

However, a large common-mode offset voltage will force the D+ and D– signals out of the range of the receiver, and data will be lost. The PCA9616 bus buffers use standard ESD protection networks to protect the external pins, and therefore should not be biased above or below the V<sub>DD(B)</sub> and V<sub>SS</sub> pins respectively. This limits the common-mode range to approximately  $0.5 \times V_{DD(B)}$ .

DC resistance of the transmission line will attenuate the signals, more so over longer distances. The loss of signal amplitude is made up by the gain of the dl<sup>2</sup>C-bus receiver. There is a limit to how long the dl<sup>2</sup>C-bus section can be made, as it is necessary for the driver to overcome the bias on the transmission line, in order to signal a polarity change (D+ and D– reversal) at the receiver end.





PCA9616

© NXP B.V. 2013. All rights reserved 13 of 31

PCA9616

All information provided in this document is subject to legal disclaimers

Rev. 1 ---


2 October 2013

Preliminary data sheet

#### PCA9616 application diagram; $V_{\text{DD}}$ and $V_{\text{SS}}$ are routed through the cable Fig 8.


PCA9616 Preliminary data sheet

© NXP B.V. 2013. All rights reserved. 14 of 31




**NXP Semiconductors** 

PCA9616 3-channel Fm+ differential I<sup>2</sup>C-bus buffer with hot-swap logic





#### Fig 11. Differential bus waveform



### 9. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD(B)</sub>	supply voltage port B	differential bus; 3.0 V to 5.5 V	-0.5	+6	V
V <sub>DD(A)</sub>	supply voltage port A	single-ended bus			
		2.3 V to 5.5 V	-0.5	+6	V
		0.8 V to 2.3 V	-0.5	+6	V
V <sub>O(dif)</sub>	differential output voltage		-0.5	+6	V
V <sub>bus</sub>	bus voltage	voltage on I <sup>2</sup> C-bus A side, or enable (EN)	-0.5	+6	V
I <sub>DD</sub>	supply current	DC current on any pin	-	80	mA
I <sub>DD(B)</sub>	supply current port B		-	160	mA
P <sub>tot</sub>	total power dissipation		-	100	mW
T <sub>stg</sub>	storage temperature		-55	+125	°C
T <sub>amb</sub>	ambient temperature	operating in free air	-40	+85	°C
T <sub>i</sub>	junction temperature		-	125	°C

## **10. Static characteristics**

#### Table 5. Static characteristics

 $V_{DD(B)} = 3.0$  V to 5.5 V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplies							
V <sub>DD(B)</sub>	supply voltage port B	differential bus		3.0	-	5.5	V
V <sub>DD(A)</sub>	supply voltage port A	single-ended bus	[1]	0.8	-	5.5	V
I <sub>DD(VDDA)</sub>	supply current on pin $V_{DD(A)}$			-	-	16	μΑ
I <sub>DDH(B)</sub>	port B HIGH-level supply current	3-channel; both channels HIGH; $V_{DD(B)} = 5.5 V$ ; INT = SDAn = SCLn = $V_{DD(A)} = 5.5 V$		-	0.9	2.0	mA
I <sub>DDL(B)</sub>	port B LOW-level supply current	3-channel; both channels LOW; $V_{DD(B)} = 5.5 \text{ V}$ ; SDA and SCL = $V_{SS}$ ; differential I/Os open		-	1.5	3.0	mA
		driving termination; 3 channels		-	105	136	mA
Input and	I output SDA and SCL and	IINT					
CL	load capacitance	loading capacitance that single-ended I <sup>2</sup> C-bus on card side can drive		-	540	-	pF
V <sub>IH</sub>	HIGH-level input voltage			$0.7V_{DD(A)}$	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage	VDDA_SEL = 1 and $V_{DD(A)}$ > 2.2 V		-0.5	-	+0.4	V
		VDDA_SEL = 0 and $V_{DD(A)}$ < 2.4 V		-0.5	-	+0.1V <sub>DD(A)</sub>	V
V <sub>IK</sub>	input clamping voltage	l <sub>l</sub> = -18 mA		-1.5	-	0	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = 5.5 V		-	-	±2	μΑ
IIL	LOW-level input current	SDA, SCL; $V_I = 0.2 V$		-	-	12	μA
PCA9616		All information provided in this document is subject to legal disc	laimer	S.		© NXP B.V. 2013. All rig	nts reserved.

#### Table 5. Static characteristics ... continued

 $V_{DD(B)} = 3.0$  V to 5.5 V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OL</sub>	LOW-level output voltage	$I_{OL}$ = 200 $\mu A$ or 30 mA $(V_{DD(A)} > 2.2$ V and VDDA_SEL = 1)	0.47	0.52	0.6	V
		$I_{OL}$ = 200 $\mu A$ or 3 mA $(V_{DD(A)} < 2.4$ V and VDDA_SEL = 0)	-	0.2V <sub>DD(A)</sub>	$0.3V_{DD(A)}$	
V <sub>OL</sub> –V <sub>IL</sub>	difference between	guaranteed by design				
	LOW-level output and LOW-level input voltage	$eq:local_$	-	-	90	mV
		$\begin{split} I_{OL} &= 200 \; \mu A \text{ or } 3 \; \text{mA} \\ (V_{DD(A)} < 2.4 \; \text{V} \text{ and} \\ \text{VDDA}\_\text{SEL} &= 0) \end{split}$	-	$0.05V_{DD(A)}$	0.1V <sub>DD(A)</sub>	
I <sub>LOH</sub>	HIGH-level output leakage current	V <sub>O</sub> = 5.5 V	-	-	2	μA
C <sub>io</sub>	input/output capacitance	$V_I = 3 V \text{ or } 0 V;$ $V_{DD(A)} = 3.3 V \text{ disabled}$	-	7	-	pF
		$V_{I} = 3 V \text{ or } 0 V; V_{DD(A)} = 0 V$	-	7	-	pF
Input and	d output DSDAP/DSDAM ar	nd DSCLP/DSCLM and DINTP/DINTM				
V <sub>cm</sub>	common-mode voltage		0	-	5.5	V
I <sub>LI</sub> input leakage current	input leakage current	V <sub>1</sub> = 5.5 V				
	DSCLP, DSCLM, DSDAP, DSDAM pins	-	-	±40	μA	
		DINTP, DINTM	-	-	±1	μA
IIL	LOW-level input current	$V_{I} = 0.2 V$				
		DSCLP, DSCLM, DSDAP, DSDAM pins	-	-	±40	μA
		DINTP, DINTM	-	-	±1	μA
R <sub>PU</sub>	pull-up resistance	internal pull-up resistor on DSCLM and DSDAM connected to $V_{\text{DD}(\text{B})}$ rail	-	200	-	kΩ
R <sub>pd</sub>	pull-down resistance	internal pull-down resistor on DSCLP and DSDAP connected to $V_{SS}$ rail	-	200	-	kΩ
V <sub>th(dif)</sub>	differential receiver threshold voltage	$0~V \leq V_{cm} \leq 5.5~V$	-200	-	+200	mV
V <sub>I(hys)</sub>	hysteresis of input voltage	receiver; 0 V $\leq V_{cm} \leq 5.5$ V	<tbd></tbd>	<tbd></tbd>	<tbd></tbd>	mV
V <sub>o(dif)p-p</sub>	peak-to-peak differential	single-ended input LOW				
o(au)h-h	output voltage	no load	$-V_{DD(B)}$	-	-	V
		$R_L = 54 \ \Omega$ at $V_{DD(B)} = 5 \ V$	-5.0	-1.5	-1.0	V
C <sub>io</sub>	input/output capacitance	$V_1 = 3 V \text{ or } 0 V \text{ disable}$				
		$V_{DD(B)} = 5.0 V$	-	7	-	pF
		$V_{DD(B)} = 0 V$	-	7	0.6 0.3V <sub>DD(A)</sub> 90 0.1V <sub>DD(A)</sub> 2 0.1V <sub>DD(A)</sub> 2 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	pF

#### Table 5. Static characteristics ...continued

 $V_{DD(B)} = 3.0$  V to 5.5 V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
Input EN						
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD(A)}$	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD(A)</sub>	V
ILI	input leakage current	$V_{I} = V_{DD(B)}$	-1	-	+1	μΑ
I <sub>IL(EN)</sub>	LOW-level input current on pin EN	$V_{I} = 0.2 \text{ V}, \text{ EN}; V_{DD(A)} = 5.5 \text{ V}$	-	-10	-54	μA
Ci	input capacitance	$V_{I} = V_{DD(A)}$	-	6	7	pF
R <sub>PU</sub>	pull-up resistance	internal pull-up resistor connected to $V_{\text{DD}(\text{A})}$ rail	-	300	-	kΩ
Output P	PIDET and READY					
V <sub>OL</sub>	LOW-level output voltage	$I_{OL} = 3 \text{ mA}; V_{DD(B)} = 3.0 \text{ V}$	-0.5	-	+0.4	V
IL	leakage current	$\overline{\text{READY}} \text{ and } \overline{\text{PIDET}} \text{ OFF};$ $V_{\text{DD}(A)} = V_{\text{PIDET}}/V_{\text{READY}} = 5.5 \text{ V}$	-	-	±2	μA
Input VD	DA_SEL					
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD(B)</sub>	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD(B)</sub>	V
I <sub>LI</sub>	input leakage current	$V_{DD(B)} = 5.5 \text{ V};$ $V_I = 0 \text{ V for } V_{DD(A)} < 1.8 \text{ V, or}$ $V_I = V_{DD(B)} \text{ for } V_{DD(A)} > 2.5 \text{ V}$	-	-	±1	μA

[1] LOW-level supply voltage. Recommend VDDA\_SEL = 1 for  $V_{DD(A)}$  = 1.8 V to 2.4 V, and VDDA\_SEL = 0 for  $V_{DD(A)}$  = 2.2 V to 5.5 V.

### **11. Dynamic characteristics**

#### Table 6.Dynamic characteristics

 $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}; V_{SS} = 0 \text{ V}; T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C}; \text{ unless otherwise specified.}$ 

Symbol	Parameter	Conditions	Min	Typ <mark>[3]</mark>	Мах	Unit
t <sub>PLH</sub>	LOW to HIGH propagation delay	single-ended side to differential side; Figure 15	<u>[4]</u> –140	-120	-	ns
t <sub>PLH2</sub>	LOW to HIGH propagation delay 2	single-ended side to differential side; Figure 15	-	-	100	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	single-ended side to differential side; Figure 13	<u>[5]</u>	-	120	ns
SRr	rising slew rate	differential side; Figure 13	-	-	1	V/ns
SR <sub>f</sub>	falling slew rate	differential side; Figure 13	<u>[5]</u>	-	1	V/ns
t <sub>PLH</sub>	LOW to HIGH propagation delay	differential side to single-ended side; Figure 14	<u>[6]</u>	-	150	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	differential side to single-ended side; Figure 14	<u>[6]</u> _	-	150	ns
SR <sub>f</sub>	falling slew rate	single-ended side; Figure 14	-	-	0.1	V/ns
t <sub>dis</sub>	disable time	EN LOW to disable	<u>[7]</u> -	-	200	ns
t <sub>idle</sub>	idle time	READY active after bus idle	-	100	-	μS
t <sub>stop</sub>	stop time	READY active after bus stop	-	-	1	μS
t <sub>deb(bus)</sub>	bus debounce time		5	-	15	ms

[1] Times are specified with loads of 1.35 kΩ pull-up resistance and 50 pF load capacitance on the A side, and 50 Ω termination network resistance and 50 pF load capacitance on the B side. Different load resistance and capacitance will alter the RC time constant, thereby changing the propagation delay and transition times.

[2] Pull-up voltages are  $V_{DD(A)}$  on the A side and termination network on the B side.

[3] Typical values were measured with  $V_{DD(A)} = 3.3$  V at  $T_{amb} = 25$  °C, unless otherwise noted.

[4] The t<sub>PLH</sub> delay data from B side to A side is measured at 0 V differential on the B side to 0.5V<sub>DD(A)</sub> on the A side.

[5] Typical value measured with  $V_{DD(A)} = 3.3$  V at  $T_{amb} = 25$  °C.


[6] The proportional delay data from A side to B side is measured at 0.5V<sub>DD(A)</sub> on the A side to 0 V on the B side.


[7] The enable pin (EN) should only change state when the global bus and the repeater port are in an idle state.

#### V<sub>DD(A)</sub> 0.3 V differential 0.5V<sub>DD(A)</sub> -0.5V<sub>DD(A)</sub> input input 0 V 0 V voltage -0.3 V 0.1 V t<sub>PHL</sub> t<sub>PLH</sub> **t**PHL t<sub>PLH</sub> 0.3 V V<sub>DD(A)</sub> 80 % 80 % 80 % 80 % differential 0.5V<sub>DD(A)</sub> 0.5V<sub>DD(A)</sub> 20 % 20 % output 0 V 0 V output voltage 20 % 20 % -2.5 V -t<sub>THL</sub> <--t⊤LH - tTHI - t<sub>TLH</sub> 002aag416 002aag417 $V_{DD(A)} = 3.0 V.$ V<sub>DD(A)</sub> = 3.0 V. $SR_f = 0.6 \times (V_{high} - V_{low}) / t_{THL}$ $SR_f = 0.6 \times V_{DD(A)} / t_{THL}$ $SR_r = 0.6 \times (V_{high} - V_{low}) / t_{TLH}$ Fig 13. Propagation delay and transition times; Fig 14. Propagation delay and transition times; single-ended side to differential side differential side to single-ended side t<sub>PLH</sub> 0.5V<sub>DD(A)</sub> input SDA, SCL 0.5 V 0.3 V output 0 V DSCLP/DSCLM. DSDAP/DSDAM -2.5 V t<sub>PLH2</sub> 002aag418 Fig 15. Propagation delay


#### 11.1 AC waveforms

### **12. Test information**





### 13. Package outline



#### Fig 18. Package outline SOT403-1 (TSSOP16)

### 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

#### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 19</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8

Table 7.	SnPb eutectic process (from J-STD-020D)
----------	---

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


#### Table 8. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.


Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 19.

**PCA9616** 



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

## 15. Soldering: PCB footprints





### **16. Abbreviations**

Table 9.	Abbreviations
Acronym	Description
CDM	Charged-Device Model
dl <sup>2</sup> C-bus	differential Inter-Integrated Circuit bus
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
LED	Light Emitting Diode
SMBus	System Management Bus

## 17. Revision history

Table 10. Revision	history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9616 v.1	20131002	Preliminary data sheet	-	-

### **18. Legal information**

#### 18.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product or sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

### **19. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Preliminary data sheet

### 20. Contents

1	General description	. 1
2	Features and benefits	. 2
3	Applications	. 3
4	Ordering information	
4.1	Ordering options	. 3
5	Block diagram	. 4
6	Pinning information	
6.1	Pinning	
6.2	Pin description	
7	Functional description	
7.1	I <sup>2</sup> C-bus/SMBus side	
7.2	dl <sup>2</sup> C-bus side differential pair	
7.2.1	Noise rejection	
7.2.2	Rejection of ground offset voltage	
7.3	<u>EN pin</u>	
7.4		
7.5 7.6		
7.0	VDDA_SEL pin Hot swap and power-on reset functionality	
7.7 8	Application design-in information	. 0 10
<b>o</b> 8.1	I <sup>2</sup> C-bus	10
8.2	Differential I <sup>2</sup> C-bus application	10
0.2		10
9		17
9 10	Limiting values	17 17
10	Limiting values Static characteristics	17
10 11	Limiting values Static characteristics Dynamic characteristics	17 20
<b>10</b> <b>11</b> 11.1	Limiting values. Static characteristics. Dynamic characteristics AC waveforms	<b>17</b> <b>20</b> 21
10 11	Limiting values. Static characteristics Dynamic characteristics AC waveforms Test information	17 20
10 11 11.1 12	Limiting values Static characteristics Dynamic characteristics AC waveforms Test information Package outline	<b>17</b> <b>20</b> 21 <b>22</b>
10 11 11.1 12 13	Limiting values Static characteristics Dynamic characteristics AC waveforms Test information Package outline Soldering of SMD packages	<ol> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> </ol>
10 11 11.1 12 13 14	Limiting values Static characteristics Dynamic characteristics AC waveforms Test information Package outline Soldering of SMD packages Introduction to soldering	<ol> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> </ol>
10 11 11.1 12 13 14 14.1	Limiting values Static characteristics Dynamic characteristics AC waveforms Test information Package outline Soldering of SMD packages	<ol> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> </ol>
10 11 11.1 12 13 14 14.1 14.2	Limiting values	<ul> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> </ul>
<b>10</b> <b>11</b> 11.1 <b>12</b> <b>13</b> <b>14</b> 14.1 14.2 14.3	Limiting values Static characteristics Dynamic characteristics AC waveforms Test information Package outline Soldering of SMD packages Introduction to soldering Wave and reflow soldering Wave soldering	<ul> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> </ul>
<b>10</b> <b>11</b> 11.1 <b>12</b> <b>13</b> <b>14</b> 14.1 14.2 14.3 14.4	Limiting values. Static characteristics. Dynamic characteristics. AC waveforms. Test information. Package outline. Soldering of SMD packages. Introduction to soldering. Wave and reflow soldering. Wave soldering. Reflow soldering.	<ul> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>25</li> </ul>
<b>10</b> <b>11</b> <b>11</b> .1 <b>12</b> <b>13</b> <b>14</b> 14.1 14.2 14.3 14.4 <b>15</b>	Limiting values. Static characteristics. Dynamic characteristics. AC waveforms. Test information. Package outline. Soldering of SMD packages. Introduction to soldering. Wave and reflow soldering. Wave soldering. Reflow soldering. Soldering: PCB footprints.	<ul> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>25</li> <li>27</li> </ul>
<b>10</b> <b>11</b> <b>11</b> .1 <b>12</b> <b>13</b> <b>14</b> 14.1 14.2 14.3 14.4 <b>15</b> <b>16</b>	Limiting values. Static characteristics. Dynamic characteristics. AC waveforms Test information. Package outline Soldering of SMD packages Introduction to soldering. Wave and reflow soldering. Wave soldering. Reflow soldering. Soldering: PCB footprints. Abbreviations. Revision history.	<ol> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>25</li> <li>27</li> <li>28</li> </ol>
10 11 11.1 12 13 14 14.1 14.2 14.3 14.4 15 16 17	Limiting values. Static characteristics. Dynamic characteristics. AC waveforms Test information. Package outline Soldering of SMD packages Introduction to soldering. Wave and reflow soldering. Wave soldering. Reflow soldering. Reflow soldering. Abbreviations.	<ul> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>25</li> <li>27</li> <li>28</li> <li>28</li> </ul>
10 11 11.1 12 13 14 14.1 14.2 14.3 14.4 15 16 17 18 18.1 18.2	Limiting values. Static characteristics. Dynamic characteristics. AC waveforms. Test information. Package outline. Soldering of SMD packages. Introduction to soldering. Wave and reflow soldering. Wave soldering. Reflow soldering. Soldering: PCB footprints. Abbreviations. Revision history. Legal information.	<ol> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>25</li> <li>27</li> <li>28</li> <li>28</li> <li>29</li> </ol>
<b>10</b> <b>11</b> <b>11</b> .1 <b>12</b> <b>13</b> <b>14</b> <b>14</b> .1 <b>14</b> .2 <b>14</b> .3 <b>14</b> .4 <b>15</b> <b>16</b> <b>17</b> <b>18</b> <b>18</b> .1 <b>18</b> .2 <b>18</b> .3	Limiting values. Static characteristics. Dynamic characteristics. AC waveforms Test information. Package outline Soldering of SMD packages Introduction to soldering. Wave and reflow soldering. Wave soldering. Soldering: PCB footprints. Abbreviations. Revision history. Legal information. Data sheet status. Definitions. Disclaimers.	<ul> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>25</li> <li>27</li> <li>28</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> </ul>
10 11 11.1 12 13 14 14.1 14.2 14.3 14.4 15 16 17 18 18.1 18.2	Limiting values. Static characteristics. Dynamic characteristics. AC waveforms Test information. Package outline Soldering of SMD packages Introduction to soldering. Wave and reflow soldering. Wave soldering. Reflow soldering. Soldering: PCB footprints. Abbreviations. Revision history. Legal information. Data sheet status Definitions. Disclaimers. Trademarks.	<ul> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>25</li> <li>27</li> <li>28</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> </ul>
<b>10</b> <b>11</b> <b>11</b> .1 <b>12</b> <b>13</b> <b>14</b> <b>14</b> .1 <b>14</b> .2 <b>14</b> .3 <b>14</b> .4 <b>15</b> <b>16</b> <b>17</b> <b>18</b> <b>18</b> .1 <b>18</b> .2 <b>18</b> .3	Limiting values. Static characteristics. Dynamic characteristics. AC waveforms Test information. Package outline Soldering of SMD packages Introduction to soldering. Wave and reflow soldering. Wave soldering. Soldering: PCB footprints. Abbreviations. Revision history. Legal information. Data sheet status. Definitions. Disclaimers.	<ul> <li>17</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>24</li> <li>24</li> <li>24</li> <li>25</li> <li>27</li> <li>28</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> <li>29</li> </ul>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2013.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 October 2013 Document identifier: PCA9616

All rights reserved.