INTEGRATED CIRCUITS



Bumped Wafer Specification

Product Specification

Revision 3.0

Public

December 2002







SL2 ICS 20

CONTENTS

1	SCOPE
2	REFERENCE DOCUMENTS
2.1	Philips Documents
3	MECHANICAL SPECIFICATION
3.1	Wafer
3.2	Wafer Backside
3.3	Chip Dimensions
3.4	Passivation
3.5	Au Bump
4	FAIL-DIE IDENTIFICATION
5	ORDERING INFORMATION
5.1	Bumped die on sawn wafer
6	CHIP ORIENTATION AND BONDPAD LOCATIONS
7	ELECTRICAL SPECIFICATIONS
7.1	ABSOLUTE MAXIMUM RATINGS ^{1, 2}
7.2	OPERATING CONDITIONS
7.3	ELECTRICAL CHARACTERISTICS
8	FINAL WAFERTEST SPECIFICATION
9	HINTS FOR LABEL IC ENCAPSULATION
9.1	Protection against Visible Light
9.2	Protection against UV Light
9.3	Resistance to X-Rays
10	DEFINITIONS
11	DISCLAIMERS
11.1	Life support applications
11.2	Licence Policy
12	REVISION HISTORY

SL2 ICS 20

1 SCOPE

This specification describes the electrical, physical and dimensional properties of Au-bumped sawn wafers on FFC of I•CODE¹ SLI Label ICs on a Philips C075EE process and is the base for delivery of tested I•CODE SLI Label ICs.

2 REFERENCE DOCUMENTS

2.1 Philips Documents

- MIL-STD 883D Method 3023
- MIL-STD 883D Method 3015
- SNW-FQ-627
- PICTOH-QS007
- General Specification for 8" Wafer
- General Quality Specification
- I•CODE SLI Label IC, Functional Specification
- Application Note Coil Design Guide
- Specification of the IBIS Wafermap

3 MECHANICAL SPECIFICATION

3.1 Wafer

•	Diameter:	8"
•	Thickness:	150 um + 15 um

Flatness: max. tbf

3.2 Wafer Backside

•	Material:	Si
•	Treatment:	ground + stress releave
•	Roughness:	R _a max. 0.5 μm
		Rt max. 5 µm

3.3 Chip Dimensions

•	Chip size:	900 x 780 µm
•	Scribe lines:	80 / 80 µm

3.4 Passivation

- Type: sandwich structure
- Material: PSG / Nitride (on top)
- Thickness: 500 nm / 600 nm

3.5 Au Bump

•	Bump material:	> 99.9% pure Au
•	Bump hardness:	35 – 80 HV 0.005
•	Bump shear strength:	> 70 MPa
•	Bump height:	18 µm
•	Bump height uniformity:	
	 within a die: 	± 2 μm
	 within a wafer: 	± 3 µm
	 wafer to wafer: 	± 4 μm
•	Bump flatness:	± 1.5 μm
•	Bump size:	
	- LA, LB	92 x 92 µm
	VSS ² , TESTIO	62 x 62 µm
•	Pad size (no bump!)	
	- LA, LB	78 x 78 µm
	 VSS[°], TESTIO 	48 x 48 µm

- Bump size variation: ± 5 µm
- Under bump metallisation: sputtered TiW

4 FAIL-DIE IDENTIFICATION

Every die is electrically tested according to data sheet. Identification of chips with electrical parameters not conform with the data sheet is done by inking and wafer mapping (all dies at wafer periphery are identified as 'FAIL').

The ink information refers to unsawn wafers. At sawn wafers (on FFC) additional ICs are be marked as 'FAIL' in the wafer map if damaged during the sawing process. These ICs will not be inked.

4.1 Wafer Mapping

Wafer mapping for failed die information is available on Floppy-Disk.

Format: IBIS format

5 ORDERING INFORMATION

5.1 Bumped die on sawn wafer

- Order Code: SL2 ICS20 01DW/V4D
 - 12NC: 9352 716 15005

¹ I•CODE is a registered trademark of Philips Electronics N.V.

² VSS is conntected to substrate.

³ VSS is conntected to substrate.

SL2 ICS 20



6 CHIP ORIENTATION AND BONDPAD LOCATIONS

SL2 ICS 20

7 ELECTRICAL SPECIFICATIONS

7.1 ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
T _{stg}	Storage Temperature Range		- 55 to +140	°C
Тј	Junction Temperature		- 55 to +140	°C
V _{ESD}	ESD Voltage Immunity	MIL-STD-883D, Method 3015.7, Human Body Model	± 2	kV _{peak}
I _{max LA-LB}	Maximum Input Peak Current		± 60	mA _{peak}

NOTES:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the Operating Conditions and Electrical Characteristics section of this specification is not implied.

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

7.2 OPERATING CONDITIONS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP ¹	МАХ	UNIT
Т _{ј ор}	Operating Junction Temperature		- 25		+ 85	°C
I _{LA-LB}	Input Current ²				30	mA _{rms}
V _{LA-LB}	Minimum Supply Voltage for READ/WRITE/EAS		± 2.5	± 2.6	± 2.9	V _{rms}
f _{op}	Operating Frequency ³		13.553	13.560	13.567	MHz

NOTES:

1. Typical ratings are not guaranteed. These values listed are at room temperature.

2. The voltage between LA and LB is limited by the on-chip voltage limitation circuitry (corresponding to parameter I_A-LB).

3. Bandwidth limitation (±7 kHz) according to ISM band regulations.

SL2 ICS 20

7.3 ELECTRICAL CHARACTERISTICS

 $T_{jop} = -25 \text{ to } +85 \text{ }^\circ\text{C}$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP ¹	МАХ	UNIT
C _{res}	Input Capacitance between LA - LB ²	V _{LA-LB} = 2 V _{ms}	22.3	23.5	24.7	pF
P _{min}	Minimum Operating Supply Power ³			280		μW
m	Modulation of RF Voltage for Demodulator Response	$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}}$	**	**	**	%
t _{P sm}	Modulation Pulse Length of RF Voltage		**	**	**	μs
t _D	Demodulator Response Time	m ≥ 10 %, 100%	**	**	**	μs
R _{mod}	Load Modulation		**	**	**	Ω
t _{ret}	EEPROM Data Retention	$T_{amb} \le 55 \ ^{\circ}C$	10			Years
n _{write}	EEPROM Write Endurance		100 000			Cycles

NOTES:

1. Typical ratings are not guaranteed. These values listed are at room temperature.

2. Measured with an HP4285A LCR meter at 13.56 MHz.

3. Including losses in resonant capacitor and rectifier.

** : refer to ISO/IEC 15693-2 and 15693-3 including pulse shapes and tolerances; proper coil design assumed

SL2 ICS 20

8 FINAL WAFERTEST SPECIFICATION

- Minimum yield per wafer: 30% of 35416 potential good dies.
- Minimum yield per lot: 30%

SL2 ICS 20

9 HINTS FOR LABEL IC ENCAPSULATION

9.1 Protection against Visible Light

As a result of the ultra low power design of the I•CODE SLI Label IC some analogue circuits on the chip are light sensitive. This means that common sun light can impact the operation of the label if the chip is not protected against visible light radiation.

Measurements have shown that a radiation of $E_{max} = 60 \text{ W/m}^2$ (spectrum: 400 to 1000 nm) causes a reduced operating range of the plain chip.

Measurements of direct sunlight in summer deliver values up to 260 W/m².

To ensure proper operation an expected minimum radiation reduction factor of approx. 9 ($2 \times 260/60 = 8.7$) must be provided by the encapsulation. That means special care has to be taken to ensure a sufficient light protection of the I-CODE SLI Label IC (e.g. non translucent encapsulation or underfiller, ...) according to application requirements.

9.2 Protection against UV Light

An EEPROM memory, as it is also used in the I•CODE SLI Label IC, has some principle sensitivity to UV light (applies to EEPROM-technology in general).

Thus strong UV exposure in the production of inlets/labels has to be avoided. UV protection has to be ensured using appropriate assembly methods.

9.3 Resistance to X-Rays

X-ray exposure on comparable Philips ICs (with even smaller feature size) caused neither a long term influence on the behaviour of the ICs nor on the data retention of the EEPROMs.

SL2 ICS 20

10 DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics section of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				
Where application information is given, it is advisory and does not form part of the specification.				

11 DISCLAIMERS

11.1 Life support applications

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so on their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

11.2 Licence Policy

Purchase of this Philips IC with a functionally according to ISO/IEC 15693 Standard does not convey an implied license under any patent right on this standard. A license for the Philips portfolio of patents on the ISO/IEC 15693 Standard can be obtained via the Philips Intellectual Property and Standards department. For more information please contact the nearest Philips Semiconductors sales office.

SL2 ICS 20

12 REVISION HISTORY

 Table 1
 Bumped Wafer Specification SL2 ICS20 Revision History

REVISION	DATE	CPCN	PAGE	DESCRIPTION
1.0	Sept. 2000	-		Initital version.
1.1	Feb. 2002			New die size and dimensions
2.0	June 2002			Preliminary Specification
2.1	Sept. 2002		3	Include IBIS Wafermap
3.0	Dec. 2002			Product Specification

SL2 ICS 20

NOTES

Philips Semiconductors - a worldwide company

Contact Information

For additional information please visit http://www.semiconductors.philips.com.Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed

without any notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Philips Semiconductors



