74AHC1G09

2-input AND gate with open-drain output

Rev. 02 — 18 December 2007

Product data sheet

1. General description

The 74AHC1G09 is a high-speed Si-gate CMOS device.

The 74AHC1G09 provides the 2-input AND function with open-drain output.

The output of the 74AHC1G09 is an open drain and can be connected to other open-drain outputs to implement active-LOW, wired-OR or active-HIGH wired-AND functions. For digital operation this device must have a pull-up resistor to establish a logic HIGH level.

2. Features

- High noise immunity
- Low power dissipation
- SOT353-1 and SOT753 package options
- ESD protection:
 - ◆ HBM JESD22-A114E: exceeds 2000 V
 - ◆ MM JESD22-A115-A: exceeds 200 V
 - ◆ CDM JESD22-C101C: exceeds 1000 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C.

3. Ordering information

Table 1. Ordering information

Type number	Package										
	Temperature range	Name	Description	Version							
74AHC1G09GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1							
74AHC1G09GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753							

4. Marking


Table 2. Marking

Type number	Marking code
74AHC1G09GW	A9
74AHC1G09GV	A09




2-input AND gate with open-drain output

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

	-		
Symbol	Pin	Description	
В	1	data input B	
A	2	data input A	
GND	3	ground (0 V)	
Υ	4	data output Y	
V _{CC}	5	supply voltage	

7. Functional description

Table 4. Function table[1]

Input		Output
Α	В	Υ
L	L	L
L	Н	L
Н	L	L
Н	Н	Z

^[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

74AHC1G09_2 © NXP B.V. 2007. All rights reserved.

2-input AND gate with open-drain output

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		[<u>1]</u> –0.5	+7.0	V
Vo	output voltage	active mode	[<u>1]</u> –0.5	+7.0	V
		high-impedance mode	[<u>1]</u> –0.5	+7.0	V
I _{IK}	input clamping current	$V_1 < -0.5 \text{ V}$	<u>[1]</u> -	-20	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V}$	<u>[1]</u> -	±20	mA
I _O	output current	$V_{O} > -0.5 \text{ V}$	-	25	mA
I _{CC}	supply current		-	±75	mA
I_{GND}	GND current		-	±75	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[2]</u> _	250	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Recommended operating operations

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		2.0	5.0	5.5	V
V_{I}	input voltage		0	-	5.5	V
V_{O}	output voltage	active mode	0	-	V_{CC}	V
		high-impedance mode	0	-	6.0	V
T_{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	20	ns/V

10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to	o +85 °C	-40 °C t	Unit	
			Min	Тур	Max	Min	Max	Min	Max	
11.1	HIGH-level	$V_{CC} = 2.0 \text{ V}$	1.5	-	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 3.0 \text{ V}$	2.1	-	-	2.1	-	2.1	-	V
		$V_{CC} = 5.5 \text{ V}$	3.85	-	-	3.85	-	3.85	-	V
V_{IL}	LOW-level	$V_{CC} = 2.0 \text{ V}$	-	-	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 3.0 \text{ V}$	-	-	0.9	-	0.9	-	0.9	V
		$V_{CC} = 5.5 \text{ V}$	-	-	1.65	-	1.65	-	1.65	V

74AHC1G09_2 © NXP B.V. 2007. All rights reserved.

^[2] For TSSOP5 and SC-74A packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.

2-input AND gate with open-drain output

Table 7. Static characteristics ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C	;	-40 °C	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}	'		'				'	
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_{O} = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
II	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to 5.5 V}$	-	-	±0.1	-	±1.0	-	±2.0	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.25		±2.5		±10.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	10	-	20	μΑ
C _I	input capacitance		-	1.5	10	-	10	-	10	pF

11. Dynamic characteristics

Table 8. Dynamic characteristics GND = 0 V; for test circuit see Figure 6.

	•										
Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max		
t _{pd}	propagation delay	A and B to Y; see Figure 5	<u>[1]</u>	•							
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]								
		C _L = 15 pF		-	4.6	7.5	1.0	8.5	1.0	9.0	ns
		$C_L = 50 pF$		-	6.5	11.0	1.5	12.0	1.5	12.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[3]								
		C _L = 15 pF		-	3.2	5.5	1.0	6.5	1.0	7.0	ns
		$C_L = 50 pF$		-	4.6	7.5	1.5	8.0	1.5	8.5	ns
C_{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}$; $f_i = 1 \text{ MHz}$; $V_I = \text{GND to } V_{CC}$	[4]	-	5	-	-	-	-	-	pF

- [1] t_{pd} is the same as t_{PZL} and t_{PLZ} .
- [2] Typical values are measured at $V_{CC} = 3.3 \text{ V}$.
- [3] Typical values are measured at $V_{CC} = 5.0 \text{ V}$.
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

fo = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $(C_L \times V_{CC}^2 \times f_0)$ = dissipation due to the output if the combination of the pull up voltage and resistance results in V_{CC} at the output.

74AHC1G09_2 © NXP B.V. 2007. All rights reserved.

2-input AND gate with open-drain output

12. Waveforms




Table 9. Measurement points

Input	Output	
V _M	V _M	V _X
0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.3 V





Table 10. Test data

Input		Load		S ₁					
V_{I}	t _r , t _f	R_L	CL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}			
GND to V _{CC}	≤ 3.0 ns	1000 Ω	15 pF	GND	V_{CC}	open			
GND to V _{CC}	≤ 3.0 ns	1000 Ω	50 pF	GND	V _{CC}	open			

13. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.1 0	1.0 0.8	0.15	0.30 0.15	0.25 0.08	2.25 1.85	1.35 1.15	0.65	1.3	2.25 2.0	0.425	0.46 0.21	0.3	0.1	0.1	0.60 0.15	7° 0°

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN	ISSUE DATE	
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT353-1		MO-203	SC-88A			00-09-01 03-02-19
					- 1	00 0 <u>2</u> 10

Fig 7. Package outline SOT353-1 (TSSOP5)

74AHC1G09_2 © NXP B.V. 2007. All rights reserved.

Plastic surface-mounted package; 5 leads

SOT753




Fig 8. Package outline SOT753 (SC-74A)

2-input AND gate with open-drain output

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AHC1G09_2	20071218	Product data sheet	-	74AHC1G09_1	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 				
	 Legal texts h 	w company name where appropriate.			
	 Package SOT753 added to <u>Section 3</u>, <u>Section 4</u> and <u>Section 13</u>. 				
	 Quick reference data section removed. 				
74AHC1G09_1	20050926	Product data sheet	-	-	

2-input AND gate with open-drain output

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

2-input AND gate with open-drain output

18. Contents

1	General description	1
2	Features	1
3	Ordering information	1
4	Marking	1
5	Functional diagram	2
6	Pinning information	2
6.1	Pinning	2
6.2	Pin description	2
7	Functional description	2
8	Limiting values	3
9	Recommended operating conditions	3
10	Static characteristics	3
11	Dynamic characteristics	4
12	Waveforms	5
13	Package outline	6
14	Abbreviations	8
15	Revision history	8
16	Legal information	9
16.1	Data sheet status	9
16.2	Definitions	9
16.3	Disclaimers	
16.4	Trademarks	
17	Contact information	9
12	Contents	10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

