DISCRETE SEMICONDUCTORS

DATA SHEET

BF1100WRDual-gate MOS-FET

Product specification



Dual-gate MOS-FET

BF1100WR

FEATURES

- Specially designed for use at 9 to 12 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- · Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

 VHF and UHF applications such as television tuners and professional communications equipment.

DESCRIPTION


Enhancement type field-effect transistor in a plastic microminiature SOT343R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	9 1	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		_	_	14	V
I_D	drain current		_	_	30	mA
P _{tot}	total power dissipation		_	_	280	mW
Tj	operating junction temperature		_	_	150	°C
y _{fs}	forward transfer admittance		24	28	33	mS
C _{ig1-s}	input capacitance at gate 1		_	2.2	2.6	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	_	25	35	fF
F	noise figure	f = 800 MHz	_	2	_	dB

Dual-gate MOS-FET

BF1100WR


LIMITING VALUES


In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		_	14	V
I _D	drain current		_	30	mA
I _{G1}	gate 1 current		_	±10	mA
I _{G2}	gate 2 current		_	±10	mA
P _{tot}	total power dissipation	see Fig.2; up to T _{amb} = 50 °C; note 1	_	280	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	+150	°C

Note

1. Device mounted on a printed-circuit board.





Dual-gate MOS-FET

BF1100WR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	note 1	350	K/W
R _{th j-s}	thermal resistance from junction to soldering point	$T_s = 91 ^{\circ}C$; note 2	210	K/W

Notes

- 1. Device mounted on a printed-circuit board.
- 2. T_{S} is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

 $T_i = 25$ °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{(BR)G1-SS}	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 1 \text{ mA}$	13.2	20	V
V _{(BR)G2-SS}	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 1 \text{ mA}$	13.2	20	V
V _{(F)S-G1}	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	V
V _{(F)S-G2}	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	V
V _{G1-S(th)}	gate 1-source threshold voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $I_D = 20 \mu A$	0.3	1	V
		$V_{G2-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $I_D = 20 \mu A$	0.3	1	V
V _{G2-S(th)}	gate 2-source threshold voltage	$V_{G1-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $I_D = 20 \mu A$	0.3	1.2	V
		$V_{G1-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $I_D = 20 \mu A$	0.3	1.2	V
I _{DSX}	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $R_{G1} = 180 \text{ k}\Omega; \text{ note 1}$	8	13	mA
		$V_{G2-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $R_{G1} = 250 \text{ k}\Omega; \text{ note } 2$	8	13	mA
I _{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0; V_{G1-S} = 12 \text{ V}$	_	50	nA
I _{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0; V_{G2-S} = 12 \text{ V}$	_	50	nA

Notes

- 1. R_{G1} connects gate 1 to V_{GG} = 9 V; see Fig.26.
- 2. R_{G1} connects gate 1 to V_{GG} = 12 V; see Fig.26.

Dual-gate MOS-FET

BF1100WR

DYNAMIC CHARACTERISTICS

Common source; T_{amb} = 25 °C; V_{G2-S} = 4 V; I_D = 10 mA; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y _{fs}	forward transfer admittance	pulsed; T _j = 25 °C				
		V _{DS} = 9 V	24	28	33	mS
		V _{DS} = 12 V	24	28	33	mS
C _{ig1-s}	input capacitance at gate 1	f = 1 MHz				
		V _{DS} = 9 V	_	2.2	2.6	рF
		V _{DS} = 12 V	_	2.2	2.6	pF
C _{ig2-s}	input capacitance at gate 2	f = 1 MHz				
		V _{DS} = 9 V	_	1.6	_	pF
		V _{DS} = 12 V	_	1.4	_	pF
C _{os}	drain-source capacitance	f = 1 MHz				
		V _{DS} = 9 V	_	1.4	1.8	pF
		V _{DS} = 12 V	_	1.1	1.5	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz				
		V _{DS} = 9 V	_	25	35	fF
		V _{DS} = 12 V	_	25	35	fF
F	noise figure	$f = 800 \text{ MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$				
		V _{DS} = 9 V	_	2	2.8	dB
		V _{DS} = 12 V	_	2	2.8	dB





Fig.4 Gain reduction as a function of the AGC voltage; typical values.




- (1) $R_G = 250 \text{ k}\Omega \text{ to V}_{GG} = 12 \text{ V}.$
- (2) $R_G = 180 \text{ k}\Omega$ to $V_{GG} = 9 \text{ V}$.


 $f_w = 50$ MHz; $f_{unw} = 60$ MHz; $T_{amb} = 25$ °C.


Fig.5 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.26.


Dual-gate MOS-FET

BF1100WR










1995 Apr 25

6

Dual-gate MOS-FET

BF1100WR



 $V_{G2-S} = 4 \text{ V}.$ $T_j = 25 \text{ °C}.$

Fig.10 Drain current as a function of gate 1 current;

typical values.






Fig.11 Drain current as a function of gate 1 supply voltage (= V_{GG}) and drain supply voltage; typical values; see Fig.26.





Dual-gate MOS-FET

BF1100WR







Fig.14 Gate 1 current as a function of gate 2 voltage; typical values.











Dual-gate MOS-FET

BF1100WR










1995 Apr 25

9

Dual-gate MOS-FET

BF1100WR







Fig.23 Reverse transfer admittance and phase as a function of frequency; typical values.



a function of frequency; typical values.





Fig.25 Output admittance as a function of frequency; typical values.

Dual-gate MOS-FET

BF1100WR



Dual-gate MOS-FET

BF1100WR

Table 1 Scattering parameters: $V_{DS} = 9 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

	s ₁₁		s ₂₁		s ₁₂		s ₂₂	
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)						
50	0.985	-3.9	2.618	175.1	0.001	137.9	1.000	-1.9
100	0.981	-7.3	2.602	170.5	0.001	80.4	0.999	-4.0
200	0.975	-14.4	2.577	160.7	0.002	74.0	0.995	-7.6
300	0.965	-21.6	2.555	151.6	0.002	79.3	0.994	-11.3
400	0.947	-28.3	2.513	141.8	0.003	80.5	0.992	-15.0
500	0.927	-34.9	2.449	133.4	0.003	82.8	0.988	-18.5
600	0.913	-41.7	2.339	124.6	0.003	78.9	0.984	-22.0
700	0.890	-47.9	2.361	115.4	0.003	80.6	0.982	-25.3
800	0.869	-54.0	2.302	106.4	0.003	93.9	0.979	-28.8
900	0.845	-59.7	2.228	97.6	0.003	104.8	0.976	-32.1
1000	0.823	-65.4	2.167	89.6	0.003	129.3	0.974	-35.5

Table 2 Noise data: $V_{DS} = 9 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

f	F _{min}	Γ	opt	
(MHz)	(dB)	(ratio)	(deg)	'n
800	2.00	0.67	43.9	0.89

Table 3 Scattering parameters: $V_{DS} = 12 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

	S ₁₁		s ₂₁		S ₁₂		S ₂₂	
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)						
50	0.985	-3.7	2.576	175.3	0.000	125.0	1.000	-1.6
100	0.980	-7.4	2.563	170.9	0.001	111.2	1.000	-3.3
200	0.973	-14.6	2.541	161.6	0.002	83.0	0.997	-6.4
300	0.962	-21.5	2.519	152.9	0.002	85.2	0.996	-9.3
400	0.946	-28.5	2.479	143.5	0.003	79.4	0.995	-12.4
500	0.929	-35.0	2.419	135.5	0.003	78.2	0.991	-15.3
600	0.912	-41.6	2.373	127.2	0.003	80.0	0.989	-18.1
700	0.895	-47.8	2.336	118.7	0.003	83.4	0.987	-20.9
800	0.868	-53.8	2.284	110.0	0.003	91.3	0.985	-23.7
900	0.845	-59.8	2.213	101.6	0.003	95.9	0.983	-26.5
1000	0.823	-65.7	2.160	94.1	0.003	112.2	0.981	-29.3

Table 4 Noise data: $V_{DS} = 12 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

f	F _{min}	Г	opt	_
(MHz)	(dB)	(ratio)	(deg)	I'n
800	2.00	0.66	43.3	0.97


Dual-gate MOS-FET

BF1100WR

PACKAGE OUTLINE

Plastic surface-mounted package; reverse pinning; 4 leads

SOT343R



οι	JTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VE	RSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
sc	OT343R						97-05-21 06-03-16

Dual-gate MOS-FET

BF1100WR

DATA SHEET STATUS

DOCUMENT STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾	DEFINITION
Objective data sheet	Development	This document contains data from the objective specification for product development.
Preliminary data sheet	Qualification	This document contains data from the preliminary specification.
Product data sheet	Production	This document contains the product specification.

Notes

- 1. Please consult the most recently issued document before initiating or completing a design.
- 2. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

DEFINITIONS

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

DISCLAIMERS

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Dual-gate MOS-FET

BF1100WR

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

NXP Semiconductors

provides High Performance Mixed Signal and Standard Product solutions that leverage its leading RF, Analog, Power Management, Interface, Security and Digital Processing expertise

Customer notification

This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content, except for package outline drawings which were updated to the latest version.

Contact information

For additional information please visit: http://www.nxp.com
For sales offices addresses send e-mail to: salesaddresses@nxp.com

© NXP B.V. 2010

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.