## 16-channel UFm 5 MHz bus 100 mA 40 V LED driver

Rev. 2 - 2 October 2012
Product data sheet

## 1. General description

The PCU9655 is a UFm I ${ }^{2}$ C-bus controlled 16-channel LED driver optimized for voltage switch dimming and blinking 100 mA Red/Green/Blue/Amber (RGBA) LEDs. Each LED output has its own 8 -bit resolution ( 256 steps) fixed frequency individual PWM controller that operates at approximately 31.25 kHz with a duty cycle that is adjustable from $0 \%$ to 99.6 \% to allow the LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of about 122 Hz and an adjustable frequency roughly between 15 Hz to once every 16.8 seconds with a duty cycle that is adjustable from $0 \%$ to 99.6 \% that is used to either dim or blink all LEDs with the same value.

Each LED output can be off, on (no PWM control), set at its individual PWM controller value or at both individual and group PWM controller values. The PCU9655 operates with a supply voltage range of 3 V to 5.5 V and the 100 mA open-drain outputs allow voltages up to 40 V .

The PCU9655 is one of the first LED controller devices in a new Ultra Fast mode (UFm) family. UFm devices offer higher frequency (up to 5 MHz ).

Software programmable LED Group and three Sub Call $I^{2}$ C-bus addresses allow all or defined groups of PCU9655 devices to respond to a common ${ }^{2}$ ²-bus address, allowing for example, all red LEDs to be turned on or off at the same time, thus minimizing $I^{2} \mathrm{C}$-bus commands. On power-up, PCU9655 will have a unique Sub Call address to identify it as a 16 -channel LED driver. This allows mixing of devices with different channel widths. Five hardware address pins on PCU9655 allow up to 32 devices on the same bus.

The Software Reset (SWRST) function allows the master to perform a reset of the PCU9655 through the $I^{2}$ C-bus, identical to the Power-On Reset (POR) that initializes the registers to their default state causing the output voltage switches to be OFF (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition.

Additionally, a thermal shutdown feature protects the device when the internal junction temperature exceeds the overtemperature threshold.

## 2. Features and benefits

```
\square 16 LED drivers. Each output programmable at:
    Off
    - On
    * Programmable LED brightness
    * Programmable group dimming/blinking mixed with individual LED brightness
    * Programmable LED output enable delay to reduce EMI and surge currents
■ 16 output channels can sink up to }100\textrm{mA}\mathrm{ , tolerate up to 40 V when OFF
■ 5 MHz Ultra Fast-mode unidirectional interface (write only)
■ 256-step (8-bit) linear programmable brightness per LED output varying from fully off
(default) to maximum brightness using a 31.25 kHz PWM signal
■ 256-step group brightness control allows general dimming (using a }122\textrm{Hz PWM
signal) from fully off to maximum brightness (default)
■ 256-step group blinking with frequency programmable from 15 Hz to 16.8 s and duty
cycle from 0 % to 99.6 %
\square Output state change programmable on the Acknowledge (this ninth bit is always set to 1 by UFm \(I^{2} \mathrm{C}\)-bus master) or the STOP Command to update outputs byte-by-byte or all at the same time (default to 'Change on STOP').
- Five hardware address pins allow 32 PCU9655 devices to be connected to the same UFM bus and to be individually programmed
- Four software programmable \(I^{2} \mathrm{C}\)-bus addresses (one LED Group Call address and three LED Sub Call addresses) allow groups of devices to be addressed at the same time in any combination (for example, one register used for 'All Call' so that all the PCU9655s on the UFm bus can be addressed at the same time and the second register used for three different addresses so that \(1 / 3\) of all devices on the bus can be addressed at the same time in a group). Software enable and disable for each programmable UFm bus address.
- Unique power-up default Sub Call address allows mixing of devices with different channel widths
- Software Reset feature (SWRST Call) allows the device to be reset through the UFm bus
- 8 MHz internal oscillator requires no external components
- Internal power-on reset
- Noise filter on USDA/USCL inputs
- Glitch free LED outputs on power-up
- Thermal shutdown with thermal protection
■ Operating power supply voltage ( \(\mathrm{V}_{\mathrm{DD}}\) ) range of 3 V to 5.5 V
- 5.5 V tolerant inputs on non-LED pins
- \(-40{ }^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) operation
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
■ Latch-up testing is done to JEDEC Standard JESD78 Class II, Level B
■ Packages offered: TSSOP28
```


## 3. Applications

- Amusement products
- RGB or RGBA LED drivers
- LED status information
- LED displays
- LCD backlights
- Keypad backlights for cellular phones or handheld devices


## 4. Ordering information

Table 1. Ordering information

| Type number | Topside mark | Package |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |  |
| PCU9655PW | PCU9655 | TSSOP28 | plastic thin shrink small outline package; 28 leads; <br> body width 4.4 mm | SOT361-1 |
| PCU9655PW1 | PU96551 | TSSOP28 | plastic thin shrink small outline package; 28 leads; <br> body width 4.4 mm | SOT361-1 |

## 5. Block diagram



Dim repetition rate $=122 \mathrm{~Hz}$.
Blink repetition rate $=15 \mathrm{~Hz}$ to every 16.8 seconds.
Fig 1. Block diagram of PCU9655PW

## 6. Pinning information

### 6.1 Pinning


a. PCU9655PW

b. PCU9655PW1

Fig 2. Pin configuration for TSSOP28

### 6.2 Pin description

Table 2. Pin description

| Symbol | Pin |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | PCU9655PW | PCU9655PW1 |  |  |
| A0 | 1 | 1 | 1 | address input 0[1] |
| A1 | 2 | 2 | 1 | address input ${ }^{[1]}$ |
| A2 | 3 | 3 | 1 | address input $2[\underline{1]}$ |
| A3 | 4 | 4 | 1 | address input 3[1] |
| A4 | 5 | 5 | 1 | address input 4[1] |
| LED0 | 6 | 7 | 0 | LED driver 0 |
| LED1 | 7 | 8 | 0 | LED driver 1 |
| LED2 | 8 | 9 | 0 | LED driver 2 |
| LED3 | 9 | 10 | O | LED driver 3 |
| $\mathrm{V}_{\text {SS }}$ | 10, 19, 24 | 6, 15 | ground | supply ground |
| LED4 | 11 | 11 | 0 | LED driver 4 |
| LED5 | 12 | 12 | 0 | LED driver 5 |
| LED6 | 13 | 13 | 0 | LED driver 6 |
| LED7 | 14 | 14 | 0 | LED driver 7 |
| LED8 | 15 | 16 | 0 | LED driver 8 |
| LED9 | 16 | 17 | 0 | LED driver 9 |
| LED10 | 17 | 18 | 0 | LED driver 10 |

Table 2. Pin description ...continued

| Symbol | Pin | Type | Description |  |
| :--- | :--- | :--- | :--- | :--- |
|  | PCU9655PW | PCU9655PW1 |  |  |
| LED11 | 18 | 19 | O | LED driver 11 |
| LED12 | 20 | 20 | O | LED driver 12 |
| LED13 | 21 | 21 | O | LED driver 13 |
| LED14 | 22 | 22 | O | LED driver 14 |
| LED15 | 23 | 23 | O | LED driver 15 |
| RESET | 25 | - | I | active LOW reset input |
| n.c. | - | 24,25 | - | do not connect; reserved input |
| USCL | 26 | 26 | I | UFm serial clock line |
| USDA | 27 | 27 | I | UFm serial data line |
| $V_{\text {DD }}$ | 28 | 28 | power supply | supply voltage |

[1] In order to obtain the best system level ESD performance, a standard pull-up resistor (10 k $\Omega$ typical) is required for any address pin connecting to $V_{D D}$. For additional information on system level ESD performance, please refer to application notes AN10897 and AN11131.

## 7. Functional description

Refer to Figure 1 "Block diagram of PCU9655PW".

### 7.1 Device addresses

Following a START condition, the bus master must output the address of the slave it is accessing.

For PCU9655 there are a maximum of 32 possible programmable addresses using the five hardware address pins $A[4: 0]$.

### 7.1.1 Regular UFm $\mathrm{I}^{2} \mathrm{C}$-bus slave address

The $\mathrm{I}^{2} \mathrm{C}$-bus slave address of the PCU9655 is shown in Figure 3. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW externally.

Remark: Reserved $\mathrm{I}^{2} \mathrm{C}$-bus addresses must be used with caution since they can interfere with:

- 'reserved for future use' $\mathrm{I}^{2} \mathrm{C}$-bus addresses (0000 011, 1111 1XX)
- slave devices that use the 10-bit addressing scheme (1111 0XX)
- slave devices that are designed to respond to the General Call address (0000 000)
- High-speed mode (Hs-mode) master code (0000 1XX)


Fig 3. PCU9655 slave address
The last bit of the address byte defines the operation to be performed. Only writes to PCU9655 are supported, therefore the last bit is set to 0 .

### 7.1.2 LED All Call UFm I²C-bus address

- Default power-up value (ALLCALLADR register): A0h or 1010 000X
- Programmable through $I^{2} \mathrm{C}$-bus (volatile programming)
- At power-up, LED All Call $\mathrm{I}^{2} \mathrm{C}$-bus address is enabled

See Section 7.3.9 "ALLCALLADR, LED All Call II2C-bus address" for more detail.
Remark: The default LED All Call I²C-bus address (AOh or 1010 000X) must not be used as a regular $\mathrm{I}^{2} \mathrm{C}$-bus slave address since this address is enabled at power-up. All of the PCU9655s on the UFm ${ }^{2} \mathrm{C}$-bus will respond to the address if sent by the $\mathrm{I}^{2} \mathrm{C}$-bus master.

### 7.1.3 LED Sub Call UFm I² ${ }^{2}$-bus addresses

- 3 different $\mathrm{I}^{2} \mathrm{C}$-bus addresses can be used
- Default power-up values:
- SUBADR1 register: ACh or 1010 110X
- SUBADR2 register: ACh or 1010 110X
- SUBADR3 register: ACh or 1010 110X
- Programmable through UFm $\mathrm{I}^{2} \mathrm{C}$-bus (volatile programming)
- At power-up, SUBADR1 is enabled while SUBADR2 and SUBADR3 $\mathrm{I}^{2} \mathrm{C}$-bus addresses are disabled.

Remark: At power-up SUBADR1 identifies this device as a 16-channel driver.
See Section 7.3.8 "SUBADR[3:1] LED Sub Call UFm I $\underline{\underline{2} C-b u s ~ a d d r e s s e s ~ f o r ~ P C U 9655 " ~ f o r ~}$ more detail.

Remark: The default LED Sub Call $I^{2} \mathrm{C}$-bus addresses may be used as regular $\mathrm{I}^{2} \mathrm{C}$-bus slave addresses as long as they are disabled in bit [3:1] $=000$ of MODE1 register.

### 7.2 Control register

Following slave address, LED All Call address or LED Sub Call address, the bus master will send a byte to the PCU9655, which will be stored in the Control register.

The lowest 7 bits are used as a pointer to determine which register will be accessed (D[6:0]). The highest bit is used as Auto-Increment Flag (AIF). The AIF is active by default at power-up.

This AIF bit along with the MODE1 register bit 5 and bit 6 provide the Auto-Increment feature.

reset state $=80 \mathrm{~h}$
Remark: The Control register does not apply to the Software Reset $\mathrm{I}^{2} \mathrm{C}$-bus address.
Fig 4. Control register
When the Auto-Increment Flag is set (AIF = 1), the seven low-order bits of the Control register are automatically incremented after a write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on AI1 and AIO values of MODE1 register.

Table 3. Auto-Increment options

| AIF | Al1[1] | AIO[1] | Function |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | no Auto-Increment |
| 1 | 0 | 0 | Auto-Increment for registers (00h to 41h). D[6:0] roll over to 00h after register 41 h is accessed. |
| 1 | 0 | 1 | Auto-Increment for individual brightness registers only (0Ah to 19h). $\mathrm{D}[6: 0]$ roll over to 0 Ah after the last register (19h) is accessed. |
| 1 | 1 | 0 | Auto-Increment for MODE1 to PWM15 control registers (00h to 19h). $\mathrm{D}[6: 0]$ roll over to 00 h after the last register (19h) is accessed. |
| 1 | 1 | 1 | Auto-Increment for global control registers and individual brightness registers (08h to 19h). D[6:0] roll over to 08h after the last register (19h) is accessed. |

[1] AI1 and AIO come from MODE1 register.
Remark: Other combinations not shown in Table 3 (AIF + AI[1:0] = 001b, 010b and 011b) are reserved and must not be used for proper device operation.

AIF + AI[1:0] = 000b is used when the same register must be accessed several times during a single $\mathrm{I}^{2} \mathrm{C}$-bus communication, for example, changes the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.

AIF + AI[1:0] = 100b is used when all the registers, except 42h PWMALL register, must be sequentially accessed, for example, power-up programming.

AIF + AI[1:0] = 101b is used when the 16 LED drivers must be individually programmed with different values during the same $\mathrm{I}^{2} \mathrm{C}$-bus communication, for example, changing color setting to another color setting.

AIF + AI[1:0] = 110b is used when MODE1 to PWM15 registers must be programmed with different settings during the same $I^{2} \mathrm{C}$-bus communication.

AIF $+\operatorname{AI}[1: 0]=111 \mathrm{~b}$ is used when the 16 LED drivers must be individually programmed with different values in addition to global programming.

Only the 7 least significant bits $\mathrm{D}[6: 0]$ are affected by the AIF, AI1 and AIO bits.

When the Control register is written, the register entry point determined by $\mathrm{D}[6: 0]$ is the first register that will be addressed (write operation), and can be anywhere between 00h and 41h (as defined in Table 4). When AIF = 1, the Auto-Increment Flag is set and the rollover value at which the register increment stops and goes to the next one is determined by AIF, AI1 and AIO. See Table 3 for rollover values. For example, if MODE1 register bit AI1 $=0$ and AIO $=1$ and if the Control register $=10010000$, then the register addressing sequence will be (in hexadecimal):
$10 \rightarrow 11 \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots$ as long as the master keeps writing data.

If MODE1 register bit AI1 $=0$ and $\mathrm{AIO}=0$ and if the Control register $=10100010$, then the register addressing sequence will be (in hexadecimal):
$22 \rightarrow 23 \rightarrow \ldots \rightarrow 41 \rightarrow 00 \rightarrow 01 \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots$ as long as the master keeps writing data.

If MODE1 register bit AI1 $=0$ and $\mathrm{AIO}=1$ and if the Control register $=10000101$, then the register addressing sequence will be (in hexadecimal):
$05 \rightarrow 06 \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots$ as long as the master keeps writing data.

### 7.3 Register definitions

Table 4. Register summary[1]

| Register number (hexadecimal) | D6 | D5 | D4 | D3 | D2 | D1 | DO | Name | Type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MODE1 | write only | Mode register 1 |
| 01h | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MODE2 | write only | Mode register 2 |
| 02h | 0 | 0 | 0 | 0 | 0 | 1 | 0 | LEDOUT0 | write only | LED output state 0 |
| 03h | 0 | 0 | 0 | 0 | 0 | 1 | 1 | LEDOUT1 | write only | LED output state 1 |
| 04h | 0 | 0 | 0 | 0 | 1 | 0 | 0 | LEDOUT2 | write only | LED output state 2 |
| 05h | 0 | 0 | 0 | 0 | 1 | 0 | 1 | LEDOUT3 | write only | LED output state 3 |
| 06h | 0 | 0 | 0 | 0 | 1 | 1 | 0 | - | write only | not used[1] |
| 07h | 0 | 0 | 0 | 0 | 1 | 1 | 1 | - | write only | not used[ [1] |
| 08h | 0 | 0 | 0 | 1 | 0 | 0 | 0 | GRPPWM | write only | group duty cycle control |
| 09h | 0 | 0 | 0 | 1 | 0 | 0 | 1 | GRPFREQ | write only | group frequency |
| OAh | 0 | 0 | 0 | 1 | 0 | 1 | 0 | PWMO | write only | brightness control LEDO |
| OBh | 0 | 0 | 0 | 1 | 0 | 1 | 1 | PWM1 | write only | brightness control LED1 |
| OCh | 0 | 0 | 0 | 1 | 1 | 0 | 0 | PWM2 | write only | brightness control LED2 |
| ODh | 0 | 0 | 0 | 1 | 1 | 0 | 1 | PWM3 | write only | brightness control LED3 |
| OEh | 0 | 0 | 0 | 1 | 1 | 1 | 0 | PWM4 | write only | brightness control LED4 |
| OFh | 0 | 0 | 0 | 1 | 1 | 1 | 1 | PWM5 | write only | brightness control LED5 |
| 10h | 0 | 0 | 1 | 0 | 0 | 0 | 0 | PWM6 | write only | brightness control LED6 |
| 11h | 0 | 0 | 1 | 0 | 0 | 0 | 1 | PWM7 | write only | brightness control LED7 |
| 12h | 0 | 0 | 1 | 0 | 0 | 1 | 0 | PWM8 | write only | brightness control LED8 |
| 13h | 0 | 0 | 1 | 0 | 0 | 1 | 1 | PWM9 | write only | brightness control LED9 |
| 14h | 0 | 0 | 1 | 0 | 1 | 0 | 0 | PWM10 | write only | brightness control LED10 |

Table 4. Register summary $\underline{[1]}$...continued

| Register number (hexadecimal) | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Name | Type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15h | 0 | 0 | 1 | 0 | 1 | 0 | 1 | PWM11 | write only | brightness control LED11 |
| 16h | 0 | 0 | 1 | 0 | 1 | 1 | 0 | PWM12 | write only | brightness control LED12 |
| 17h | 0 | 0 | 1 | 0 | 1 | 1 | 1 | PWM13 | write only | brightness control LED13 |
| 18h | 0 | 0 | 1 | 1 | 0 | 0 | 0 | PWM14 | write only | brightness control LED14 |
| 19h | 0 | 0 | 1 | 1 | 0 | 0 | 1 | PWM15 | write only | brightness control LED15 |
| 1Ah to 39h | - | - | - | - | - | - | - | - | write only | not used[1] |
| 3Ah | 0 | 1 | 1 | 1 | 0 | 1 | 0 | OFFSET | write only | Offset/delay on LEDn outputs |
| 3Bh | 0 | 1 | 1 | 1 | 0 | 1 | 1 | SUBADR1 | write only | ${ }^{12} \mathrm{C}$-bus subaddress 1 |
| 3Ch | 0 | 1 | 1 | 1 | 1 | 0 | 0 | SUBADR2 | write only | $1^{2} \mathrm{C}$-bus subaddress 2 |
| 3Dh | 0 | 1 | 1 | 1 | 1 | 0 | 1 | SUBADR3 | write only | $1^{2} \mathrm{C}$-bus subaddress 3 |
| 3Eh | 0 | 1 | 1 | 1 | 1 | 1 | 0 | ALLCALLADR | write only | All Call ${ }^{2} \mathrm{C}$-bus address |
| 3Fh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | RESERVED1 | write only | reserved[2] |
| 40h | 1 | 0 | 0 | 0 | 0 | 0 | 0 | RESERVED2 | write only | reserved[2] |
| 41h | 1 | 0 | 0 | 0 | 0 | 0 | 1 | RESERVED3 | write only | reserved[2] |
| 42h | 1 | 0 | 0 | 0 | 0 | 1 | 0 | PWMALL | write only | brightness control for all LEDn |
| 43h to 7Fh | - | - | - | - | - | - | - | - | write only | not used[1] |

[1] Remark: Writing to registers marked 'not used' will be ignored.
[2] Remark: Writing to registers marked 'reserved' will not change any functionality in the chip.

### 7.3.1 MODE1 — Mode register 1

Table 5. MODE1 - Mode register 1 (address 00h) bit description Legend: * default value.

| Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | AIF | - | - | not used |
| 6 | Al1 | W only | 0* | Auto-Increment bit $1=0$. Auto-increment range as defined in Table 3. |
|  |  |  | 1 | Auto-Increment bit $1=1$. Auto-increment range as defined in Table 3. |
| 5 | AIO | W only | 0* | Auto-Increment bit $0=0$. Auto-increment range as defined in Table 3 . |
|  |  |  | 1 | Auto-Increment bit $0=1$. Auto-increment range as defined in Table 3. |
| 4 | SLEEP | W only | 0* | Normal mode ${ }^{[1]}$. |
|  |  |  | 1 | Low power mode. Oscillator off[2]. |
| 3 | SUB1 | W only | 0 | PCU9655 does not respond to $1^{2} \mathrm{C}$-bus subaddress 1. |
|  |  |  | 1* | PCU9655 responds to $I^{2} \mathrm{C}$-bus subaddress 1. |
| 2 | SUB2 | W only | 0* | PCU9655 does not respond to $1^{2} \mathrm{C}$-bus subaddress 2. |
|  |  |  | 1 | PCU9655 responds to $I^{2} \mathrm{C}$-bus subaddress 2. |
| 1 | SUB3 | W only | 0* | PCU9655 does not respond to $1^{2} \mathrm{C}$-bus subaddress 3 . |
|  |  |  | 1 | PCU9655 responds to $I^{2} \mathrm{C}$-bus subaddress 3 . |
| 0 | ALLCALL | W only | 0 | PCU9655 does not respond to LED All Call ${ }^{2} \mathrm{C}$-bus address. |
|  |  |  | 1* | PCU9655 responds to LED All Call ${ }^{2} \mathrm{C}$-bus address. |

[1] It takes $500 \mu$ s max. for the oscillator to be up and running once SLEEP bit has been set to logic 0 . Timings on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the $500 \mu \mathrm{~s}$ window.
[2] No blinking or dimming is possible when the oscillator is off.

### 7.3.2 MODE2 — Mode register 2

Table 6. MODE2 - Mode register 2 (address 01h) bit description
Legend: * default value.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 | - | - | - | not used |
| 6 | - | - | - | not used |
| 5 | DMBLNK | W only | $0^{*}$ | group control = dimming |
|  |  |  | 1 | group control = blinking |
| 4 | - | - | $0^{*}$ | reserved |
| 3 | OCH | W only | $0^{*}$ | outputs change on STOP command[ $[1]$ |
|  |  |  | 1 | outputs change on ninth clock cycle (USCL) |
| 2 | - | - | $1^{*}$ | reserved |
| 1 | - | - | $0^{*}$ | reserved |
| 0 | - | - | $1^{*}$ | reserved |

[1] Change of the outputs at the STOP command allows synchronizing outputs of more than one PCU9655. Applicable to registers from 02h (LEDOUT0) to 3Ah (OFFSET) only.

### 7.3.3 LEDOUT0 to LEDOUT3, LED driver output state

Table 7. LEDOUT0 to LEDOUT3 - LED driver output state registers (address 02h to 05h) bit description
Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 02h | LEDOUTO | 7:6 | LDR3 | W only | 00* | LED3 output state control |
|  |  | 5:4 | LDR2 | W only | 00* | LED2 output state control |
|  |  | 3:2 | LDR1 | W only | 00* | LED1 output state control |
|  |  | 1:0 | LDR0 | W only | 00* | LED0 output state control |
| 03h | LEDOUT1 | 7:6 | LDR7 | W only | 00* | LED7 output state control |
|  |  | 5:4 | LDR6 | W only | 00* | LED6 output state control |
|  |  | 3:2 | LDR5 | W only | 00* | LED5 output state control |
|  |  | 1:0 | LDR4 | W only | 00* | LED4 output state control |
| 04h | LEDOUT2 | 7:6 | LDR11 | W only | 00* | LED11 output state control |
|  |  | 5:4 | LDR10 | W only | 00* | LED10 output state control |
|  |  | 3:2 | LDR9 | W only | 00* | LED9 output state control |
|  |  | 1:0 | LDR8 | W only | 00* | LED8 output state control |
| 05h | LEDOUT3 | 7:6 | LDR15 | W only | 00* | LED15 output state control |
|  |  | 5:4 | LDR14 | W only | 00* | LED14 output state control |
|  |  | 3:2 | LDR13 | W only | 00* | LED13 output state control |
|  |  | 1:0 | LDR12 | W only | 00* | LED12 output state control |

LDRx $\mathbf{= 0 0}$ - LED driver x is off (default power-up state).
LDRx = 01 - LED driver $x$ is fully on (individual brightness and group dimming/blinking not controlled).

LDRx = $\mathbf{1 0}$ - LED driver x individual brightness can be controlled through its PWMx register
LDRx $=11$ - LED driver $x$ individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

### 7.3.4 GRPPWM, group duty cycle control

Table 8. GRPPWM - Group brightness control register (address 08h) bit description Legend: * default value

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 08 h | GRPPWM | $7: 0$ | GDC[7:0] | W only | $11111111^{*}$ | GRPPWM register |

When DMBLNK bit (MODE2 register) is programmed with logic 0 , a 122 Hz fixed frequency signal is superimposed with the 31.25 kHz individual brightness control signal. GRPPWM is then used as a global brightness control allowing the LED outputs to be dimmed with the same value. The value in GRPFREQ is then a 'Don't care'.

General brightness for the 16 outputs is controlled through 256 linear steps from 00h ( $0 \%$ duty cycle = LED output off) to FFh ( $99.6 \%$ duty cycle = maximum brightness). Applicable to LED outputs programmed with LDRx $=11$ (LEDOUT0 to LEDOUT3 registers).

When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ contains the blinking period (from 15 Hz to 16.8 s ) and GRPPWM the duty cycle (ON/OFF ratio in \%)
duty cycle $=\frac{G D C[7: 0]}{256}$

### 7.3.5 GRPFREQ, group frequency

Table 9. GRPFREQ - Group frequency register (address 09h) bit description Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 09 G | GRPFREQ | $7: 0$ | GFRQ[7:0] | W only | $00000000^{*}$ | GRPFREQ register |

GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2 register) is equal to 1 . Value in this register is a 'Don't care' when DMBLNK $=0$.
Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3 registers).

Blinking period is controlled through 256 linear steps from 00 h ( 67 ms , frequency 15 Hz ) to FFh (16.8 s).
global blinking period $=\frac{G F R Q[7: 0]+1}{15.26}(s)$

### 7.3.6 PWM0 to PWM15, individual brightness control

Table 10. PWM0 to PWM15 - PWM registers 0 to 15 (address 0Ah to 19h) bit description Legend: * default value

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OAh | PWM0 | $7: 0$ | IDC0[7:0] | W only | $00000000^{*}$ | PWM0 Individual Duty Cycle |
| 0Bh | PWM1 | $7: 0$ | IDC1[7:0] | W only | $00000000^{*}$ | PWM1 Individual Duty Cycle |
| 0Ch | PWM2 | $7: 0$ | IDC2[7:0] | W only | $00000000^{*}$ | PWM2 Individual Duty Cycle |
| 0Dh | PWM3 | $7: 0$ | IDC3[7:0] | W only | $00000000^{*}$ | PWM3 Individual Duty Cycle |
| 0Eh | PWM4 | $7: 0$ | IDC4[7:0] | W only | $00000000^{*}$ | PWM4 Individual Duty Cycle |
| 0Fh | PWM5 | $7: 0$ | IDC5[7:0] | W only | $00000000^{*}$ | PWM5 Individual Duty Cycle |
| 10h | PWM6 | $7: 0$ | IDC6[7:0] | W only | $00000000^{*}$ | PWM6 Individual Duty Cycle |
| 11h | PWM7 | $7: 0$ | IDC7[7:0] | W only | $00000000^{*}$ | PWM7 Individual Duty Cycle |
| 12h | PWM8 | $7: 0$ | IDC8[7:0] | W only | $00000000^{*}$ | PWM8 Individual Duty Cycle |
| 13h | PWM9 | $7: 0$ | IDC9[7:0] | W only | $00000000^{*}$ | PWM9 Individual Duty Cycle |
| 14h | PWM10 | $7: 0$ | IDC10[7:0] | W only | $00000000^{*}$ | PWM10 Individual Duty Cycle |
| 15h | PWM11 | $7: 0$ | IDC11[7:0] | W only | $00000000^{*}$ | PWM11 Individual Duty Cycle |
| 16h | PWM12 | $7: 0$ | IDC12[7:0] | W only | $00000000^{*}$ | PWM12 Individual Duty Cycle |
| 17h | PWM13 | $7: 0$ | IDC13[7:0] | W only | $00000000^{*}$ | PWM13 Individual Duty Cycle |
| 18h | PWM14 | $7: 0$ | IDC14[7:0] | W only | $00000000^{*}$ | PWM14 Individual Duty Cycle |
| $19 h$ | PWM15 | $7: 0$ | IDC15[7:0] | W only | $00000000^{*}$ | PWM15 Individual Duty Cycle |

A 31.25 kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h ( 0 \% duty cycle = LED output off) to FFh
(99.6 \% duty cycle = LED output at maximum brightness). Applicable to LED outputs programmed with LDRx = 10 or 11 (LEDOUT0 to LEDOUT3 registers)
duty cycle $=\frac{I D C x[7: 0]}{256}$

### 7.3.7 OFFSET — LEDn output delay offset register

Table 11. OFFSET - LEDn output delay offset register (address 3Ah) bit description Legend: * default value.

| Address | Register | Bit | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 3 3Ah | OFFSET | $7: 4$ | - | $0000 h^{\star}$ | not used |
|  |  | $3: 0$ | W only | $1000 h^{*}$ | LEDn output delay offset factor |

The PCU9655 can be programmed to have turn-on delay between LED outputs. This helps to reduce peak current for the $\mathrm{V}_{\mathrm{DD}}$ supply and reduces EMI.

The order in which the LED outputs are enabled will always be the same (channel 0 will enable first and channel 15 will enable last).

OFFSET control register bits [3:0] determine the delay used between the turn-on times as follows:

```
0000 = no delay between outputs (all on, all off at the same time)
0001 = delay of 1 clock cycle (125 ns) between successive outputs
0010 = delay of 2 clock cycles (250 ns) between successive outputs
0011 = delay of 3 clock cycles (375 ns) between successive outputs
1 1 1 1 ~ = ~ d e l a y ~ o f ~ 1 5 ~ c l o c k ~ c y c l e s ~ ( 1 . 8 7 5 ~ \mu s ) ~ b e t w e e n ~ s u c c e s s i v e ~ o u t p u t s
```

Example: If the value in the OFFSET register is 1000 the corresponding delay $=$ $8 \times 125 \mathrm{~ns}=1 \mu \mathrm{~s}$ delay between successive outputs.
channel 0 turns on at time $0 \mu \mathrm{~s}$ channel 1 turns on at time $1 \mu \mathrm{~s}$ channel 2 turns on at time $2 \mu \mathrm{~s}$ channel 3 turns on at time $3 \mu \mathrm{~s}$ channel 4 turns on at time $4 \mu \mathrm{~s}$ channel 5 turns on at time $5 \mu \mathrm{~s}$ channel 6 turns on at time $6 \mu \mathrm{~s}$ channel 7 turns on at time $7 \mu \mathrm{~s}$ channel 8 turns on at time $8 \mu \mathrm{~s}$ channel 9 turns on at time $9 \mu \mathrm{~s}$ channel 10 turns on at time $10 \mu \mathrm{~s}$ channel 11 turns on at time $11 \mu \mathrm{~s}$ channel 12 turns on at time $12 \mu \mathrm{~s}$
channel 13 turns on at time $13 \mu \mathrm{~s}$
channel 14 turns on at time $14 \mu \mathrm{~s}$
channel 15 turns on at time $15 \mu \mathrm{~s}$

### 7.3.8 SUBADR[3:1] LED Sub Call UFm I²C-bus addresses for PCU9655

Table 12. SUBADR1 to SUBADR3-I ${ }^{2}$ C-bus subaddress registers 1 to 3 (address 3 Bh to 3Dh) bit description
Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3Bh | SUBADR1 | $7: 1$ | A1[7:1] | W only | $1010110^{*}$ | $1^{2}$ C-bus subaddress 1 |
|  |  | 0 | A1[0] | W only | $0^{*}$ | reserved |
| 3Ch | SUBADR2 | $7: 1$ | A2[7:1] | W only | $1010110^{*}$ | $1^{2} C$-bus subaddress 2 |
|  |  | 0 | A2[0] | W only | $0^{*}$ | reserved |
| 3Dh | SUBADR3 | $7: 1$ | A3[7:1] | W only | $1010110^{*}$ | $I^{2} C$-bus subaddress 3 |
|  |  | 0 | A3[0] | W only | $0^{*}$ | reserved |

Default power-up values are ACh, ACh, ACh. At power-up, SUBADR1 is enabled while SUBADR2 and SUBADR3 are disabled. The power-up default bit subaddress of ACh indicates that this device is a 16-channel LED driver.

All three subaddresses are programmable. Once subaddresses have been programmed to their right values, SUBx bits in MODE1 register (00h) need to be set to logic 1 in order to have the device respond to these addresses. When SUBx is set to logic 1 , the corresponding $\mathrm{I}^{2} \mathrm{C}$-bus subaddress can be used during an UFm $\mathrm{I}^{2} \mathrm{C}$-bus write sequence.

### 7.3.9 ALLCALLADR, LED All Call $\mathrm{I}^{2} \mathrm{C}$-bus address

Table 13. ALLCALLADR - LED All Call $I^{2} \mathrm{C}$-bus address register (address 3Eh) bit description
Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3Eh | ALLCALLADR | $7: 1$ | AC[7:1] | W only | $1010000^{*}$ | ALLCALL I2C-bus <br> address register |
|  |  |  |  |  |  | reserved |

The LED All Call $I^{2} \mathrm{C}$-bus address allows all the PCU9655s on the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to logic 1 (power-up default state)). This address is programmable through the $I^{2} \mathrm{C}$-bus and can be used during an $I^{2} \mathrm{C}$-bus write sequence. The register address can also be programmed as a Sub Call.

Only the 7 MSBs representing the All Call $I^{2} \mathrm{C}$-bus address are valid. The LSB in the ALLCALLADR register is a 0 .

### 7.3.10 RESERVED1

This register is reserved.

### 7.3.11 RESERVED2, RESERVED3

These registers are reserved.

### 7.3.12 PWMALL — brightness control for all LEDn outputs

When programmed, the value in this register will be used for PWM duty cycle for all the LEDn outputs.

Table 14. PWMALL - brightness control for all LEDn outputs register (address 42h) bit description
Legend: * default value.

| Address | Register | Bit | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 42 h | PWMALL | $7: 0$ | W only | $00000000 \mathrm{~h}^{*}$ | duty cycle for all LEDn outputs |

Remark: Write to any of the PWM0 to PWM15 registers will overwrite the value in corresponding PWMn register.

### 7.3.13 Overtemperature protection

If the PCU9655 chip temperature exceeds its limit ( $T_{\text {th(otp) }}$, see Table 17), all output channels will be disabled until the temperature drops below its limit minus a small hysteresis ( $T_{\text {hys }}$, see Table 17). Once the die temperature reduces below the $\mathrm{T}_{\text {th(otp) }}-\mathrm{T}_{\text {hys }}$, the chip will return to the same condition it was prior to the overtemperature event.

### 7.4 Power-on reset

When power is applied to $\mathrm{V}_{\mathrm{DD}}$, an internal power-on reset holds the PCU9655 in a reset condition until $\mathrm{V}_{\mathrm{DD}}$ has reached $\mathrm{V}_{\mathrm{POR}}$. At this point, the reset condition is released and the PCU9655 registers and $\mathrm{I}^{2} \mathrm{C}$-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, $\mathrm{V}_{\mathrm{DD}}$ must be pulled lower than 1 V and stay LOW for longer than $20 \mu \mathrm{~s}$. The device will reset itself, and allow 2 ms for the device to fully wake up.

### 7.5 Hardware reset recovery

When a reset of PCU9655 is activated using an active LOW input on the RESET pin, a reset pulse width of $2.5 \mu \mathrm{~s}$ minimum is required. The maximum wait time after RESET pin is released is 2 ms .

### 7.6 Software reset

The Software Reset Call (SWRST Call) allows all the devices in the UFm ${ }^{2} \mathrm{C}$-bus to be reset to the power-up state value through a specific formatted $\mathrm{I}^{2} \mathrm{C}$-bus command.

The maximum wait time after software reset is 1 ms .
The SWRST Call function is defined as the following:

1. A START command is sent by the UFm $I^{2} \mathrm{C}$-bus master.
2. The reserved General Call address '0000 000' with the $\bar{W}$ bit set to ' 0 ’ (write) is sent by the UFm ${ }^{2} \mathrm{C}$-bus master.
3. Since PCU9655 is a UFm $\mathrm{I}^{2} \mathrm{C}$-bus device, no acknowledge is returned to the $\mathrm{I}^{2} \mathrm{C}$-bus master.
4. Once the General Call address has been sent, the master sends 1 byte with 1 specific value (SWRST data byte 1): Byte $1=06 \mathrm{~h}$.
If more than 1 byte of data is sent, they will be ignored by the PCU9655.
5. Once the correct byte (SWRST data byte 1) has been sent, the master sends a STOP command to end the SWRST function: the PCU9655 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time ( $t_{B U F}$ ).

Remark: The reset stage is also the standby state with the internal oscillator turned off. It takes $500 \mu$ s for the oscillator to be up and running once the SLEEP bit has been set to a logic 1. PWM registers should not be accessed within the $500 \mu$ s window.


Fig 5. SWRST Call

### 7.7 Individual brightness control with group dimming/blinking

A 31.25 kHz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control individually the brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the 16 LED outputs LED0 to LED15 because the count started at 0):

- A lower 122 Hz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to provide a global brightness control.
- A programmable frequency signal from 15 Hz to every 16.8 seconds ( 8 bits, 256 steps) with programmable duty cycle ( 8 bits, 256 steps) is used to provide a global blinking control.


Fig 6. Brightness + Group Dimming signals

## 8. Characteristics of the PCU9655 Ultra Fast-mode I ${ }^{2} \mathrm{C}$-bus

The PCU9655 LED controller uses the new Ultra Fast-mode (UFm) $I^{2} \mathrm{C}$-bus to communicate with the UFm $I^{2} \mathrm{C}$-bus capable host controller. Like the Standard mode and Fast-mode Plus (Fm+) $I^{2} \mathrm{C}$-bus, it uses two lines for communication. They are a serial data line (USDA) and a serial clock line (USCL). The UFm is a unidirectional bus that is capable of higher frequency (up to 5 MHz ). The UFm $I^{2} \mathrm{C}$-bus slave devices operate in receive-only mode. That is, only $\mathrm{I}^{2} \mathrm{C}$ writes to PCU9655 are supported.

### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the USDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 7).


Fig 7. Bit transfer

### 8.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition ( P ) (see Figure 8).


Fig 8. Definition of START and STOP conditions

### 8.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 9).


Fig 9. System configuration

### 8.3 Data transfer

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one bit that is always set to 1 . The master generates an extra related clock pulse.


Fig 10. Data transfer

## 9. Bus transactions


(1) See Table 4 for register definition.

Fig 11. Write to a specific register

control register PWM0 register data
PWM1 register data

| S | 1 | 1 | A4 | A3 | A2 | A1 | A0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 , |  |  | (cont.) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | AR |  | ditio |  |  |  | this alway | ¢ bit b c |  |  |  |  | giste <br> ent | n |  |  |  | always = 1 | this bit is always = 1 | this bit is always = 1 |  |

always $=1 \quad$ Auto-Increment on

Fig 13. Multiple writes to Individual Brightness registers only using the Auto-Increment feature

$02 a a f 635$
(1) In this example, several PCU9655s are used and the same sequence (A) (above) is sent to each of them.
(2) ALLCALL bit in MODE1 register is previously set to 1 for this example.
(3) OCH bit in MODE2 register is previously set to 1 for this example.

Fig 14. LED All Call $I^{2} \mathrm{C}$-bus address programming and LED All Call sequence example

## 10. Application design-in information


(1) A standard $10 \mathrm{k} \Omega$ pull-up resistor is required to obtain the best system level ESD performance.

Fig 15. Typical application

### 10.1 Thermal considerations

Since the PCU9655 device integrates 16 voltage switches, thermal considerations should be taken into account to prevent overheating, which can cause the device to go into thermal shutdown.

In order to ensure that the device will not go into thermal shutdown when operating under certain application conditions, its junction temperature $\left(\mathrm{T}_{\mathrm{j}}\right)$ should be calculated to ensure that is below the overtemperature threshold limit $\left(125^{\circ} \mathrm{C}\right)$. The $\mathrm{T}_{\mathrm{j}}$ of the device depends on the ambient temperature ( $\mathrm{T}_{\mathrm{amb}}$ ), device's total power dissipation ( $\mathrm{P}_{\mathrm{tot}}$ ), and thermal resistance.

The device junction temperature can be calculated by using the following equation:

$$
\begin{equation*}
T_{j}=T_{a m b}+R_{t h(j-a)} \times P_{t o t} \tag{4}
\end{equation*}
$$

where:

```
\(\mathrm{T}_{\mathrm{j}}=\) junction temperature
\(\mathrm{T}_{\mathrm{amb}}=\) ambient temperature
\(\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}=\) junction to ambient thermal resistance
\(P_{\text {tot }}=\) (device) total power dissipation
```

An example of this calculation is show below:

## Conditions:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{amb}}=50^{\circ} \mathrm{C} \\
& \mathrm{R}_{\mathrm{th}(\mathrm{j}(\mathrm{a})}=65^{\circ} \mathrm{C} / \mathrm{W} \text { (per JEDEC } 51 \text { standard for multilayer PCB) } \\
& \mathrm{I}_{\mathrm{LED}}=100 \mathrm{~mA} / \text { channel } \\
& \mathrm{I}_{\mathrm{DD}(\text { max })}=12 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}
\end{aligned}
$$

## $\mathrm{P}_{\text {tot }}$ calculation:

$$
\begin{aligned}
& \text { Ptot }=I C \text { _power }+ \text { LED drivers_power; } \\
& \text { IC_power }=\left(\left(_{\mathrm{DD}} \times \mathrm{V}_{\mathrm{DD}}\right)\right. \\
& \text { IC_power }=(0.012 \mathrm{~A} \times 5 \mathrm{~V})=0.06 \mathrm{~W} \\
& \text { LED drivers_power }=16 \times\left(\mathrm{ILED}^{2} \times \mathrm{R}_{\mathrm{on}}\right) \\
& \text { LED drivers_power }=16 \times\left((0.1 \mathrm{~A})^{2} \times 5 \Omega\right)=0.8 \mathrm{~W} \\
& \text { P }_{\text {tot }}=0.06 \mathrm{~W}+0.8 \mathrm{~W}=0.86 \mathrm{~W}
\end{aligned}
$$

## $\mathrm{T}_{\mathrm{j}}$ calculation:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{amb}}+\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})} \times \mathrm{P}_{\mathrm{tot}} \\
& \mathrm{~T}_{\mathrm{j}}=50^{\circ} \mathrm{C}+\left(65^{\circ} \mathrm{C} / \mathrm{W} \times 0.86 \mathrm{~W}\right)=105.9^{\circ} \mathrm{C}
\end{aligned}
$$

This confirms that the junction temperature is below the minimum overtemperature threshold of $125^{\circ} \mathrm{C}$, which ensures the device will not go into thermal shutdown under these conditions

It is important to mention that the value of the thermal resistance junction-to-ambient $\left(R_{\mathrm{th}(\mathrm{j}-\mathrm{a})}\right)$ strongly depends on the PCB design. Therefore, the device pins should be attached to a big enough PCB copper area to ensure proper thermal dissipation (similar to JEDEC 51 standard). Several thermal vias should be used as well in a multi-layer PCB design to increase the effectiveness of the heat dissipation.

Finally it is important to point out that this calculation should be taken as a reference only and therefore evaluations should still be performed under the application environment and conditions to confirm proper system operation.

## 11. Limiting values

Table 15. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | supply voltage |  | -0.5 | +6.0 | V |
| $\mathrm{V}_{\text {I/ }}$ | voltage on an input/output pin |  | $\mathrm{V}_{\text {SS }}-0.5$ | 5.5 | V |
| $V_{\text {drv(LED) }}$ | LED driver voltage |  | $V_{S S}-0.5$ | 40 | V |
| $\mathrm{l}_{\text {(LEDn) }}$ | output current on pin LEDn |  | - | 105 | mA |
| $\mathrm{I}_{\text {S }}$ | ground supply current | per $V_{\text {SS }}$ pin | - | 1.0 | A |
| Iu | latch-up current | JESD | [1] - | 90 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | - | 1.54 | W |
|  |  | $\mathrm{T}_{\text {amb }}=85^{\circ} \mathrm{C}$ | - | 0.61 | W |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | operating | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |

[1] Class II, Level B for A2, A3. All other pins are Class II, Level A ( $\pm 100 \mathrm{~mA}$ ).

## 12. Thermal characteristics

Table 16. Thermal characteristics

| Symbol | Parameter | Conditions | Typ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}$ | thermal resistance from junction to ambient | TSSOP28 | $\underline{[1]}$ | 65 |

[1] Per JEDEC 51 standard for multilayer PCB.

## 13. Static characteristics

Table 17. Static characteristics
$V_{D D}=3 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{\text {DD }}$ | supply voltage |  | 3 | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | on pin $\mathrm{V}_{\mathrm{DD}}$; operating mode; no load; fuscl $=5 \mathrm{MHz}$ |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | 6.5 | 16 | mA |
|  |  | $V_{D D}=5.5 \mathrm{~V}$ | - | 7.0 | 16 | mA |
| $1_{\text {stb }}$ | standby current | on pin $V_{D D}$; no load; fuscl $=0 \mathrm{~Hz}$; $\operatorname{MODE}[4]=1 ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  |
|  |  | $V_{D D}=3.3 \mathrm{~V}$ | - | 550 | 950 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | 550 | 950 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {POR }}$ | power-on reset voltage | no load; $V_{I}=V_{D D}$ or $V_{S S}$ | - | 2.65 | 2.8 | V |
| $V_{\text {PDR }}$ | power-down reset voltage | no load; $V_{I}=V_{D D}$ or $V_{S S}$ | [1] 0.8 | 1.25 | - | V |
| Input USCL; input USDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current | $V_{1}=V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | $V_{1}=V_{S S}$ | - | 6 | 10 | pF |
| LED driver outputs (LED[15:0]) |  |  |  |  |  |  |
| $\mathrm{V}_{\operatorname{drv} \text { (LED) }}$ | LED driver voltage |  | 0 | - | 40 | V |
| $\mathrm{I}_{\mathrm{L} \text { (off) }}$ | off-state leakage current | $\mathrm{V}_{\mathrm{O}}=40 \mathrm{~V}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {on }}$ | ON-state resistance | $\mathrm{l}_{\mathrm{O}}=100 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | - | 2 | 5.0 | $\Omega$ |
| $V_{\text {trip }}$ | trip voltage |  | [2][3] | $2 / 3 V_{\text {D }}$ | - | V |
| $\mathrm{I}_{\text {Olim }}$ | output current limit | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | 0.4 | 0.6 | A |
| $\mathrm{C}_{0}$ | output capacitance |  | - | 2.5 | 5 | pF |
| Address inputs, $\overline{\text { RESET input }}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | V |
| $\mathrm{ILI}^{\text {l }}$ | input leakage current |  | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | - | 3.7 | 5 | pF |
| Overtemperature protection |  |  |  |  |  |  |
| $\mathrm{T}_{\text {th(otp) }}$ | overtemperature protection threshold temperature | rising | 125 | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {hys }}$ | hysteresis temperature |  | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |

[1] $V_{D D}$ must be lowered to 0.8 V in order to reset part.
[2] Maximum on-state voltage across the switch.
[3] If the LEDn output is set to $100 \%$ duty cycle during the shorted condition ( $\mathrm{V}_{\mathrm{LED}}>2 / 3 \mathrm{~V}_{\mathrm{DD}}$ ), the output will be latched off until the next POR. If the LEDn output is duty cycling (PWM duty cycle < $100 \%$ ), the output will turn off 300 ns after it is turned on during the shorted condition ( $\mathrm{V}_{\mathrm{LED}}>\frac{2}{3} \mathrm{~V}_{\mathrm{DD}}$ ).

## 14. Dynamic characteristics

Table 18. Dynamic characteristics
All the timing limits are valid within the operating supply voltage and ambient temperature range; $V_{D D}=3 \mathrm{~V} \pm 0.2 \mathrm{~V}$ and $5.5 \mathrm{~V} \pm 0.3 \mathrm{~V} ; T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$; and refer to $V_{I L}$ and $V_{I H}$ with an input voltage of $V_{S S}$ to $V_{D D}$.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {USCL }}$ | USCL clock frequency |  | [1] | 0 | - | 5 | MHz |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between a STOP and START condition |  |  | 0.08 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{HD} ; \text { STA }}$ | hold time (repeated) START condition |  |  | 0.05 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SU; STA }}$ | set-up time for a repeated START condition |  |  | 0.05 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SU; STO }}$ | set-up time for STOP condition |  |  | 0.05 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HD; DAT }}$ | data hold time |  |  | 10 | - | - | ns |
| $\mathrm{t}_{\text {SU; DAT }}$ | data set-up time |  |  | 30 | - | - | ns |
| tow | LOW period of the USCL clock |  |  | 50 | - | - | ns |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the USCL clock |  |  | 50 |  | - | ns |
| $\mathrm{t}_{\mathrm{f}}$ | fall time of both USDA and USCL signals |  |  | - |  | 50 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | rise time of both USDA and USCL signals |  |  | - |  | 50 | ns |
| $t_{s p}$ | pulse width of spikes that must be suppressed by the input filter |  |  | - |  | 10 | ns |
| Output port timing[2][3] |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {d(USCL-Q) }}$ | delay time from USCL to data output | USCL to LEDn; MODE2[3] = 1; LEDOUTx = 01; outputs change on ninth clock cycle (USCL) |  | - | - | 450 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (USDA-Q) }}$ | delay time from USDA to data output | USDA to LEDn; MODE2[3] = 0; LEDOUTx = 01; outputs change on STOP condition |  | - | - | 450 | ns |

[1] Minimum USCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either USDA or USCL is held LOW for a minimum of 25 ms . Disable bus time-out feature for DC operation.
[2] From LED off to fully on, LED fully on to off, or LED individual brightness control to off.
[3] For LED off state to on with individual brightness control or for changes in the individual brightness control value, there is a synchronization that may take up to $15 \mu$ s for the change to take effect.


Fig 16. Definition of timing


Rise and fall times refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.
Fig 17. UFm $I^{2} \mathrm{C}$-bus timing diagram

## 15. Test information


$R_{L}=$ Load resistor for LEDn.
$C_{L}=$ Load capacitance includes jig and probe capacitance.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to the output impedance $\mathrm{Z}_{\mathrm{o}}$ of the pulse generators.
Fig 18. Test circuitry for switching times

## 16. Package outline

DIMENSIONS (mm are the original dimensions)

| UNIT | $\begin{gathered} \text { A } \\ \text { max. } \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(2)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $\mathrm{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.1 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 0.80 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.30 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 9.8 \\ & 9.6 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.3 \end{aligned}$ | 0.65 | $\begin{aligned} & 6.6 \\ & 6.2 \end{aligned}$ | 1 | $\begin{aligned} & 0.75 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.3 \end{aligned}$ | 0.2 | 0.13 | 0.1 | 0.8 0.5 | $8^{\circ}$ 0 |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
|  |  | MO-153 |  |  | $-99-12-27$ <br> $03-02-19$ |  |

Fig 19. Package outline SOT361-1 (TSSOP28)
PCU9655

## 17. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in JESD625-A or equivalent standards.

## 18. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### 18.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 18.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than $\sim 0.6 \mathrm{~mm}$ cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering


### 18.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities


### 18.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 20) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 19 and 20

Table 19. SnPb eutectic process (from J-STD-020C)

| Package thickness $(\mathbf{m m})$ | Package reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |
| :--- | :--- | :--- |
|  | Volume $\left(\mathrm{mm}^{\mathbf{3}}\right)$ |  |
|  | $<350$ | $\geq 350$ |
| $<2.5$ | 235 | 220 |
| 2.5 | 220 | 220 |

Table 20. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |  |
| :---: | :---: | :---: | :---: |
|  | Volume (mm ${ }^{3}$ ) |  |  |
|  | < 350 | 350 to 2000 | > 2000 |
| < 1.6 | 260 | 260 | 260 |
| 1.6 to 2.5 | 260 | 250 | 245 |
| > 2.5 | 250 | 245 | 245 |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 20.


For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description",

## 19. Abbreviations

Table 21. Abbreviations

| Acronym | Description |
| :--- | :--- |
| CDM | Charged-Device Model |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| FET | Field-Effect Transistor |
| HBM | Human Body Model |
| I$^{2}$ C-bus | Inter-Integrated Circuit bus |
| LED | Light Emitting Diode |
| LCD | Liquid Crystal Display |
| LSB | Least Significant Bit |
| MSB | Most Significant Bit |
| NMOS | Negative-channel Metal-Oxide Semiconductor |
| PCB | Printed-Circuit Board |
| PMOS | Positive-channel Metal-Oxide Semiconductor |
| PWM | Pulse Width Modulation |
| RGB | Red/Green/Blue |
| RGBA | Red/Green/Blue/Amber |
| SMBus | System Management Bus |
| UFm | Ultra Fast mode |

## 20. References

[1] AN10897, "A guide to designing for ESD and EMC" - NXP Semiconductors
[2] AN11131, "How to improve system level ESD performance" NXP Semiconductors

## 21. Revision history

Table 22. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :---: | :---: | :---: | :---: | :---: |
| PCU9655 v. 2 | 20121002 | Product data sheet | - | PCU9655 v. 1 |
| Modifications: | - Figure 2b: sub-title corrected from "PCU9665PW1" to "PCU9655PW1" <br> - Section 7.2 "Control register", second paragraph on page 8: changed from "AIO = 1" to "AIO = 0" <br> - Table 5 "MODE1 - Mode register 1 (address 00h) bit description", Table note [1]: changed from "set to logic 1" to "set to logic 0" <br> - Section 7.5 "Hardware reset recovery": first paragraph, second sentence: deleted "(typical)" <br> - Section 7.6 "Software reset": second paragraph, first sentence: deleted "(typical)" <br> - Table 18 "Dynamic characteristics": added sub-section "Output port timing" <br> - Figure 17 "UFm I 2 C-bus timing diagram" updated (added $t_{d(U S C L-Q)}$ and $t_{d(U S D A-Q)}$ timing) |  |  |  |
| PCU9655 v. 1 | 20111117 | Product data sheet | - | - |

## 22. Legal information

### 22.1 Data sheet status

| Document status $\underline{[1][2]}$ | Product status르 | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com

### 22.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 22.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmenta damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.
NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.
Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.
No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's
own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 22.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
$1^{2} \mathrm{C}$-bus — logo is a trademark of NXP B.V.

## 23. Contact information

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

## 24. Contents

1 General description ..... 1
2 Features and benefits ..... 212
3 Applications ..... 313
4 Ordering information ..... 314
5 Block diagram ..... 315
6 Pinning information ..... 416
6.1 Pinning ..... 417
6.2 Pin description ..... 4
7 Functional description ..... 5
7.1 Device addresses
7.1.1 Regular UFm $I^{2} \mathrm{C}$-bus slave address5
7.12 LED All Call UFm I²C-bus address ..... 6
7.1.3 LED Sub Call UFm $I^{2} \mathrm{C}$-bus addresses. ..... 6
7.2 Control register ..... 6
7.3 Register definitions ..... 8
7.3.1 MODE1 — Mode register 1 ..... 10
7.3.2 MODE2 - Mode register 2 ..... 10
7.3.3 LEDOUTO to LEDOUT3, LED driver output state ..... 11
7.3.4 GRPPWM, group duty cycle control ..... 11
7.3.5 GRPFREQ, group frequency ..... 12
7.3.6 PWM0 to PWM15, individual brightness control ..... 12
7.3.7 OFFSET - LEDn output delay offset register ..... 13
7.3.8 SUBADR[3:1] LED Sub Call UFm ${ }^{2}$ C-bus addresses for PCU9655 ..... 14
7.3.9 ALLCALLADR, LED All Call ${ }^{2} \mathrm{C}$-bus address. ..... 14
7.3.10 RESERVED1 ..... 14
7.3.11 RESERVED2, RESERVED3 ..... 14
7.3.12 PWMALL - brightness control for all LEDn outputs ..... 15
7.3.13 Overtemperature protection ..... 15
7.4 Power-on reset ..... 15
7.5 Hardware reset recovery ..... 15
7.6 Software reset ..... 16
7.7 Individual brightness control with group dimming/blinking ..... 17
8 Characteristics of the PCU9655 Ultra Fast-mode $I^{2} \mathrm{C}$-bus ..... 18
8.1 Bit transfer ..... 18
8.1.1 START and STOP conditions ..... 18
8.2 System configuration ..... 19
8.3 Data transfer ..... 19
9 Bus transactions ..... 20
10 Application design-in information ..... 23
10.1 Thermal considerations ..... 24
Limiting values ..... 25
Thermal characteristics ..... 25
Static characteristics ..... 26
Dynamic characteristics ..... 27
Test information ..... 29
Package outline ..... 30
Handling information ..... 31
Soldering of SMD packages ..... 31
Introduction to soldering ..... 31
18.2 Wave and reflow soldering ..... 31
18.3 Wave soldering ..... 31
18.4 Reflow soldering ..... 32
19
Abbreviations ..... 33
References ..... 34
21 Revision history ..... 34
22 Legal information ..... 35
22.1 Data sheet status ..... 35
22.2 Definitions ..... 35
22.3 Disclaimers ..... 35
22.4 Trademarks ..... 36
23 Contact information ..... 36
24 Contents ..... 37

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'

