

PHD38N02LT N-channel TrenchMOS logic level FET Rev. 02 — 2 February 2007

Product data sheet


1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

1.2 Features

Low on-state resistance



1.3 Applications

Linear regulator for Double-Data Rate (DDR) memory

1.4 Quick reference data

R_{DSon} \leq 16 m Ω

■ $I_D \le 44.7 \text{ A}$ ■ $P_{tot} \le 57.6 \text{ W}$

2. Pinning information

Table 1.	Pinning		
Pin	Description	Simplified outline	Symbol
1	gate (G)		5
2	drain (D)	[<u>1]</u> mb	
3	source (S)		
mb	mounting base; connected to drain (D)		mbb076 S
		SOT428 (DPAK)	

[1] It is not possible to make a connection to pin 2.



3. Ordering information

Table 2. Ordering information					
Type number	Package	kage			
	Name	Description	Version		
PHD38N02LT	DPAK	plastic single-ended surface-mounted package; 3 leads (one lead cropped)	SOT428		

4. Limiting values


Table 3.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DS}	drain-source voltage	$25 \text{ °C} \leq T_j \leq 175 \text{ °C}$	-	20	V
V _{DGR}	drain-gate voltage (DC)	25 °C \leq T $_{j}$ \leq 175 °C; R_{GS} = 20 k Ω	-	20	V
V _{GS}	gate-source voltage		-	±12	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 5 V; see <u>Figure 2</u> and <u>3</u>	-	44.7	А
		T_{mb} = 100 °C; V_{GS} = 5 V; see <u>Figure 2</u>	-	31.6	А
I _{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \leq$ 10 $\mu s;$ see <code>Figure 3</code>	-	179	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>	-	57.6	W
T _{stg}	storage temperature		-55	+175	°C
Tj	junction temperature		-55	+175	°C
Source-o	drain diode				
I _S	source current	T _{mb} = 25 °C	-	44.7	А
I _{SM}	peak source current	T_{mb} = 25 °C; pulsed; $t_p \leq$ 10 μs	-	179	А

NXP Semiconductors

PHD38N02LT




N-channel TrenchMOS logic level FET

5. Thermal characteristics

Table 4.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	see Figure 4	-	-	2.6	K/W
R _{th(j-a)}	thermal resistance from junction to ambient					
	SOT428	minimum footprint	-	75	-	K/W
		SOT404 minimum footprint	<u>[1]</u>	50	-	K/W


[1] Mounted on a printed-circuit board; vertical in still air.



N-channel TrenchMOS logic level FET


6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cl	naracteristics					
V _{(BR)DSS}	drain-source breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V$				
		$T_j = 25 \ ^{\circ}C$	20	-	-	V
		$T_j = -55 \ ^{\circ}C$	18	-	-	V
V _{GS(th)}	gate-source threshold voltage	I_D = 250 μ A; V_{DS} = V_{GS} ; see Figure 9 and 10				
		T _j = 25 °C	0.5	1.0	1.5	V
		T _j = 175 °C	0.3	-	-	V
		T _j = −55 °C	-	-	1.8	V
I _{DSS}	drain leakage current	$V_{DS} = 20 \text{ V}; \text{ V}_{GS} = 0 \text{ V}$				
		T _j = 25 °C	-	0.05	1.0	μA
		T _j = 175 °C	-	-	500	μA
I _{GSS}	gate leakage current	$V_{GS} = \pm 12 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; \text{ I}_{D} = 25 \text{ A}; \text{ see } \frac{\text{Figure 6}}{\text{Figure 6}} \text{ and } \frac{8}{8}$				
		T _j = 25 °C	-	13.5	16	mΩ
	T _j = 175 °C	-	24.3	28.8	mΩ	
Dynami	c characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 10 \text{ V}; V_{GS} = 5 \text{ V};$	-	15.1	-	nC
Q _{GS}	gate-source charge	see Figure 11 and 12	-	4.5	-	nC
Q _{GD}	gate-drain charge		-	4.2	-	nC
C _{iss}	input capacitance	V _{GS} = 0 V; V _{DS} = 20 V; f = 1 MHz;	-	800	-	pF
C _{oss}	output capacitance	see Figure 14	-	260	-	pF
C _{rss}	reverse transfer capacitance		-	190	-	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 10 \text{ V}; \text{ I}_{D} = 25 \text{ A}; \text{ V}_{GS} = 10 \text{ V};$	-	4	-	ns
t _r	rise time	$R_G = 5.6 \Omega$	-	12.5	-	ns
t _{d(off)}	turn-off delay time		-	30	-	ns
t _f	fall time		-	23	-	ns
Source-	drain diode					
V _{SD}	source-drain voltage	I _S = 25 A; V _{GS} = 0 V; see Figure 13	-	0.98	1.2	V




NXP Semiconductors

PHD38N02LT



NXP Semiconductors

PHD38N02LT



N-channel TrenchMOS logic level FET

7. Package outline




Fig 15. Package outline SOT428 (DPAK)

PHD38N02LT_2
Product data sheet

N-channel TrenchMOS logic level FET

8. Revision history

story					
Release date	Data sheet status	Change notice	Supersedes		
20070202	Product data sheet	-	PHB_PHD38N02LT-01		
• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.					
	•	w company name where a	ppropriate.		
 PHB38N02LT has 	as been discontinued.				
20030630	Product data	-	-		
	Release date 20070202 • The format of thi of NXP Semicon • Legal texts have • PHB38N02LT ha	Release date Data sheet status 20070202 Product data sheet • The format of this data sheet has been rof NXP Semiconductors. • Legal texts have been adapted to the ne • PHB38N02LT has been discontinued.	Release date Data sheet status Change notice 20070202 Product data sheet - • The format of this data sheet has been redesigned to comply with of NXP Semiconductors. - • Legal texts have been adapted to the new company name where at PHB38N02LT has been discontinued. -		

N-channel TrenchMOS logic level FET

9. Legal information

9.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS - is a trademark of NXP B.V.

10. Contact information

For additional information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, send an email to: salesaddresses@nxp.com

N-channel TrenchMOS logic level FET


11. Contents

1	Product profile 1
1.1	General description
1.2	Features 1
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Revision history 10
9	Legal information 11
9.1	Data sheet status 11
9.2	Definitions 11
9.3	Disclaimers
9.4	Trademarks 11
10	Contact information 11
11	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.



Date of release: 2 February 2007 Document identifier: PHD38N02LT_2

