PHK04P02T

P-channel vertical D-MOS logic level FET Rev. 02 — 14 December 2010

Product data sheet

Product profile 1.

1.1 General description

Logic level P-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using vertical D-MOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- Suitable for high frequency applications due to fast switching characteristics
- Suitable for logic level gate drive sources
- Suitable for very low gate drive sources voltage

1.3 Applications

- Battery powered applications
- High-speed digital interfaces

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C	-	-	-16	V
I _D	drain current	T _{sp} = 25 °C	-	-	-4.6 6	Α
P _{tot}	total power dissipation			-	5	W
Static cha	aracteristics					
R _{DSon}	drain-source on-state	$V_{GS} = -2.5 \text{ V}; I_D = -1 \text{ A}; T_j = 25 ^{\circ}\text{C}$	-	117	150	mΩ
	resistance	V_{GS} = -4.5 V; I_D = -1 A; T_j = 25 °C	-	80	120	mΩ
Dynamic	characteristics					
Q_{GD}	gate-drain charge	$V_{GS} = -4.5 \text{ V}; I_D = -1 \text{ A};$ $V_{DS} = -10 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	1.83	-	nC



P-channel vertical D-MOS logic level FET

2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		
2	S	source	8 <u> </u>	D
3	S	source		
4	G	gate		G L L
5	D	drain	1 日 日 日 4	
6	D	drain	SOT96-1 (SO8)	S 001aaa025
7	D	drain		
8	D	drain		

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PHK04P02T	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1

4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C	-	-16	V
V_{DGR}	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	-16	V
V_{GS}	gate-source voltage		-8	8	V
I_D	drain current	T _{sp} = 100 °C	-	-1.87	Α
		T _{sp} = 25 °C	-	-4.66	Α
I_{DM}	peak drain current	T _{sp} = 25 °C; pulsed	-	-26.4	Α
P _{tot}	total power dissipation	T _{sp} = 25 °C	-	5	W
		T _{sp} = 100 °C	-	2	W
T _{stg}	storage temperature		-55	150	°C
Tj	junction temperature		-55	150	°C
Source-dra	in diode				
Is	source current	T _{sp} = 25 °C	-	-4.66	Α
I _{SM}	peak source current	$T_{sp} = 25 ^{\circ}C$; pulsed; $t_p \le 5 s$	-	-26	Α

PHK04P02T NXP Semiconductors

P-channel vertical D-MOS logic level FET




Normalised power dissipation as a function of Fig 1. ambient temperature



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}\text{C})}} \times 100\%$$

V_{GS} ≤ -10 V

Fig 2. Normalized continuous drain current as a function of ambient temperature



 T_{sp} = 25 °C; I_{DM} is single pulse

Safe operating area; continuous and peak drain currents as a function of drain-source voltage

P-channel vertical D-MOS logic level FET

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	mounted on metal clad substrate	-	25	-	K/W




Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration

P-channel vertical D-MOS logic level FET


6. Characteristics

Table 6. Characteristics


Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = -10 \mu A; V_{GS} = 0 V; T_j = 25 °C$	-16	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C}$	-0.4	-0.6	-	V
		$I_D = -1 \text{ mA}; V_{DS} = V_{GS}; T_j = 150 \text{ °C}$	-0.1	-	-	V
I _{DSS}	drain leakage current	$V_{DS} = -13 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-50	-100	nΑ
		$V_{DS} = -13 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 ^{\circ}\text{C}$	-	-13	-100	μΑ
I_{GSS}	gate leakage current	$V_{GS} = 8 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nΑ
		V_{GS} = -8 V; V_{DS} = 0 V; T_j = 25 °C	-	10	100	nΑ
R _{DSon}	drain-source on-state	V_{GS} = -2.5 V; I_D = -1 A; T_j = 25 °C	-	117	150	mΩ
	resistance	V_{GS} = -2.5 V; I_D = -1 A; T_j = 150 °C	-	175	230	mΩ
		V_{GS} = -1.8 V; I_{D} = -0.5 A; T_{j} = 25 °C	-	140	180	mΩ
		V_{GS} = -4.5 V; I_D = -1 A; T_j = 25 °C	-	80	120	mΩ
Dynamic	characteristics					
$Q_{G(tot)}$	total gate charge	$I_D = -1 A$; $V_{DS} = -10 V$; $V_{GS} = -4.5 V$;	-	7.2	-	nC
Q_{GS}	gate-source charge	T _j = 25 °C	-	1.7	-	nC
Q_{GD}	gate-drain charge		-	1.83	-	nC
C _{iss}	input capacitance	$V_{DS} = -13 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	528	-	pF
Coss	output capacitance	$T_j = 25 ^{\circ}\text{C}$	-	200	-	pF
C _{rss}	reverse transfer capacitance		-	57	-	рF
t _{d(on)}	turn-on delay time	$V_{DS} = -10 \text{ V}; R_L = 10 \Omega; V_{GS} = -8 \text{ V};$	-	2	-	ns
t _r	rise time	$R_{G(ext)} = 6 \Omega; T_j = 25 °C; I_D = -1 A$	-	4.5	-	ns
$t_{d(off)}$	turn-off delay time		-	45	-	ns
t _f	fall time		-	20	-	ns
9 _{fs}	transfer conductance	V_{DS} = -13 V; I_{D} = -1 A; T_{j} = 25 °C	1.5	4.5	-	S
Source-d	rain diode					
V_{SD}	source-drain voltage	$I_S = -0.62 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-0.62	-1.3	V
t _{rr}	reverse recovery time	$I_S = -0.5 \text{ A}$; $dI_S/dt = -100 \text{ A/µs}$;	-	75	-	ns
Q _r	recovered charge	$V_{GS} = 0 \text{ V}; V_{DS} = -12.8 \text{ V}; T_j = 25 \text{ °C}$	-	69	-	nC

PHK04P02T **NXP Semiconductors**

P-channel vertical D-MOS logic level FET



Output characteristics: drain current as a Fig 5. function of drain-source voltage; typical values



Drain-source on-state resistance as a function Fig 6. of drain current; typical values





Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values



 $V_{DS} > I_D \times R_{DSon}$

Forward transconductance as a function of Fig 8. drain current; typical values





Fig 9. Normalized drain-source on-state resistance factor as a function of junction temperature



 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 10. Gate-source threshold voltage as a function of junction temperature

P-channel vertical D-MOS logic level FET





Fig 11. Sub-threshold drain current as a function of gate-source voltage



 $V_{GS} = 0 V; f = 1 MHz$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values





Fig 13. Gate-source voltage as a function of turn-on gate charge; typical values



 $V_{GS} = 0 V$


Fig 14. Reverse diode current as a function of reverse diode voltage; typical values

P-channel vertical D-MOS logic level FET

7. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	٦	Lp	σ	>	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA	JEITA		ISSUE DATE
076E03	MS-012				99-12-27 03-02-18
		IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 15. Package outline SOT96-1 (SO8)

PHK04P02

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

P-channel vertical D-MOS logic level FET

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
PHK04P02T v.2	20101214	Product data sheet	-	PHK04P02T v.1				
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 							
	 Legal texts ha 	ve been adapted to the new	company name where	appropriate.				
PHK04P02T v.1	20020501	Product specification	-	-				

P-channel vertical D-MOS logic level FET

9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective

PHK04P02T

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

P-channel vertical D-MOS logic level FET

agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

P-channel vertical D-MOS logic level FET

11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications
1.4	Quick reference data1
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics4
6	Characteristics5
7	Package outline
8	Revision history
9	Legal information10
9.1	Data sheet status
9.2	Definitions10
9.3	Disclaimers
9.4	Trademarks11
10	Contact information 11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.