2.65 W Filterless Class-D **Audio Amplifier with Integrated Dual SPST Switch**

The NLMD5820 is an integrated mono Class-D audio power amplifier and dual SPST switch capable of delivering 2.65 W of continuous average power to 4.0 Ω from a 5.0 V supply in a Bridge Tied Load (BTL) configuration. Under the same conditions, the output power stage can provide 1.4 W to a 8.0 Ω BTL load with less than 1% THD+N. For cellular handsets or PDAs it offers space and cost savings because no output filter is required when using inductive tranducers. The NLMD5820 incorporates a dual SPST switch which allows signals to bypass the amplifier. The integrated switch operates off a separate supply voltage and maintains a very low R_{ON} resistance, $0.5~\Omega$ max @ $2.8~V~V_{CC}$.

The NLMD5820 processes analog inputs with a pulse width modulation technique that lowers output noise and THD when compared to a conventional sigma-delta modulator. The device allows independent gain while summing signals from various audio sources. Thus, in cellular handsets, the earpiece, the loudspeaker and even the melody ringer can be driven with a single NLMD5820. Due to its low 42 μV noise floor, A-weighted, clean listening is guaranteed no matter the load sensitivity.

Features

- Optimized PWM Output Stage: Filterless Capability
- Efficiency up to 90%

Low 2.5 mA Typical Quiescent Current

- Large Output Power Capability: 1.4 W with 8.0 Ω Load (CSP) and THD + N < 1%
- Dual SPST with 0.5 Ω Max R_{ON} @ V_{CC} = 2.8 V
- High Performance, THD+N of 0.03% @ $V_p = 5.0 \text{ V}$,

 $R_L = 8.0 \ \Omega, P_{out} = 100 \ mW$

- Excellent PSRR (-65 dB): No Need for Voltage Regulation
- Surface Mounted Package UDFN16
- Fully Differential Design. Eliminates Two Input Coupling Capacitors
- Very Fast Turn On/Off Times with Advanced Rising and Falling Gain Technique
- External Gain Configuration Capability
- Internally Generated 250 kHz Switching Frequency
- Short Circuit Protection Circuitry
- "Pop and Click" Noise Protection Circuitry
- This is a Pb-Free Device

Applications

- Cellular Phone
- Portable Electronic Devices
- PDAs and Smart Phones




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM







A2A = Specific Device Code

= Date Code/Assembly Location

= Pb-Free Package

PIN CONNECTIONS

NC2	1	16	GND
IN2	2	15	NC1
COM2	3	14	IN1
V_{CC}	4	13	COM1
$\overline{\text{SD}}$	5	12	OUTM
VP	6	11	GND
INP	7	10	VP
INM	8	9	OUTP

(Top View)

ORDERING INFORMATION

Device	Package	Shipping [†]
NLMD5820MUTAG	16 PIN UDFN (Pb-Free)	3000/Tape & Reel

1

information on tape and reel specifications,

including part orientation and tape sizes, please

refer to our Tape and Reel Packaging Specification

Brochure, BRD8011/D.




Figure 1. Functional Block Diagram

FUNCTION TABLE

IN 1, 2	NC 1, 2
0	ON
1	OFF

PIN DESCRIPTION

Pin No.	Symbol	Type	Description
1	NC2	I/O	Normally Closed Signal Line for Switch #2.
2	IN2	ı	Control Input for Switch #2.
3	COM2	I/O	Common Signal Line for Switch #2.
4	V _{CC}	ı	Analog Supply for Switches. Range: 1.65 V – 4.5 V.
5	SD	I	The device enters in Shutdown Mode when a low level is applied on this pin. An internal 300 k Ω resistor will force the device in shutdown mode if no signal is applied to this pin. It also helps to save space and cost.
6	V _p	ı	Power Analog Positive Supply. Range: 2.5 V – 5.5 V.
7	INP	ı	Positive Differential Input.
8	INM	ı	Negative Differential Input.
9	OUTP	0	Positive BTL Output.
10	V _p	ı	Analog Positive Supply. Range: 2.5 V - 5.5 V.
11	GND	ı	Analog Ground.
12	OUTM	0	Negative BTL Output.
13	COM1	I/O	Common Signal Line for Switch #1.
14	IN1	Ţ	Control Input for Switch #1.
15	NC1	I/O	Normally Closed Signal Line for Switch #1.
16	GND	ı	Analog Ground.

MAXIMUM RATINGS

Symbol	Rating		Max	Unit
V _p	Supply Voltage for Amplifier	Active Mode Shutdown Mode	6.0 7.0	V
V _{in}	Input Voltage for Amplifier		-0.3 to V _{CC} +0.3	V
V _{CC}	Supply Voltage for Switches		-0.5 to +5.5	V
V _{IS}	Analog Signal Voltage for Switches (V _{NC} , or	V _{COM})	$-0.5 \le V_{IS} \le V_{CC} + 0.5$	V
V _{IN}	Control Input for Switches		$-0.5 \le V_{IN} \le +5.5$	V
l _{out}	Max Output Current of Amplifier (Note 1)		1.5	Α
I _{anl1}	Continuous DC Current from COM to NC		±300	mA
I _{anl-pk1}	Peak Current from COM to NC, 10 Duty Cycl	е	±500	mA
I _{clmp}	Continuous DC Current into COM/NC with Re	espect to V _{CC} or GND	±100	mA
P_d	Power Dissipation (Note 2)		Internally Limited	-
TJ	Max Junction Temperature		150	°C
T _{stg}	Storage Temperature Range		-65 to +150	°C
$R_{\theta JA}$	Thermal Resistance Junction-to-Air	UDFN16	50	°C/W
- -	ESD Protection Human Body Model (HBM) (Note 3) Machine Model (MM) (Note 4)		> 2000 > 200	V
-	Latchup Current @ T _A = 85°C (Note 5)	UDFN16	±100	mA
MSL	Moisture Sensitivity (Note 6)		Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. The device is protected by a current breaker structure. See "Current Breaker Circuit" in the Description Information section for more information.
- The thermal shutdown is set to 160°C (typical) avoiding irreversible damage to the device due to power dissipation.
 Human Body Model: 100 pF discharged through a 1.5 kΩ resistor following specification JESD22/A114.
 Machine Model: 200 pF discharged through all pins following specification JESD22/A115.

- 5. Latchup Testing per JEDEC Standard JESD78.
- 6. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Range	Unit
V _P	Supply Voltage for Amplifier	2.5 to 5.5	V
V _{CC}	Supply Voltage for Switches	1.65 to 4.5	V
V _{IS}	Analog Signal Voltage for Switches	GND to V _{CC}	V
V _{IN}	Control Input for Switches	GND to V _{CC}	V
T _A	Operating Ambient Temperature	-40 to +85	°C

$\textbf{ELECTRICAL CHARACTERISTICS OF AMPLIFIER} \text{ (Limits apply for } T_A = +25^{\circ}\text{C unless otherwise noted)}$

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Supply Quiescent Current	I _{dd}	$V_p = 3.6 \text{ V}, R_L = 8.0 \Omega$ $V_p = 5.5 \text{ V}, No Load$	-	2.15 2.61	-	mA
		V _p from 2.5 V to 5.5 V, No Load				
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-	-	3.8	
Shutdown Current	I _{sd}	$V_p = 4.2 \text{ V}$		0.40	0.0	μΑ
		T _A = +25°C T _A = +85°C	_	0.42 0.45	0.8 2.0	
		V _p = 5.5 V		0.10	2.0	μΑ
		V _p = 0.0 V T _A = +25°C	_	0.8	1.5	μιτ
		T _A = +85°C	_	0.9	_	
Shutdown Voltage High	V _{sdih}	-	1.2	-	-	V
Shutdown Voltage Low	V _{sdil}	-	_	-	0.4	V
Switching Frequency	F _{sw}	V_p from 2.5 V to 5.5 V $T_A = -40^{\circ}$ C to +85°C	180	240	300	kHz
Gain	G	$R_L = 8.0 \Omega$	285 kΩ R _i	300 kΩ R _i	315 kΩ R _i	V V
Output Impedance in Shutdown Mode	Z _{SD}	-	_	20	-	kΩ
Resistance from SD to GND	Rs	-	-	300	-	kΩ
Output Offset Voltage	Vos	V _p = 5.5 V	_	6.0	_	mV
Turn On Time	Ton	V _p from 2.5 V to 5.5 V	_	1.0	_	μS
Turn Off Time	Toff	V _p from 2.5 V to 5.5 V	-	1.0	_	μS
Thermal Shutdown Temperature	Tsd	· -	_	160	_	°C
Output Noise Voltage	Vn	V _p = 3.6 V, f = 20 Hz to 20 kHz				μVrms
		no weighting filter	_	65	_	
		with A weighting filter	_	42	_	
RMS Output Power	Ро	$R_L = 8.0 \Omega$, $f = 1.0 \text{ kHz}$, $THD+N < 1\%$		0.22		W
		$V_p = 2.5 \text{ V}$ $V_p = 3.0 \text{ V}$	_	0.22	_	
		$V_{\rm p} = 3.6 \text{ V}$	-	0.45	-	
		$V_{p}^{P} = 4.2 \text{ V}$ $V_{p} = 5.0 \text{ V}$	_	0.67 0.92	-	
		$R_1 = 8.0 \Omega$, $f = 1.0 \text{ kHz}$, $THD+N < 10\%$				W
		$V_p = 2.5 \text{ V}$ $V_p = 3.0 \text{ V}$	-	0.36 0.53	_	
		$V_p = 3.6 \text{ V}$ $V_p = 3.6 \text{ V}$ $V_p = 4.2 \text{ V}$	_	0.33	_	
		$V_{p} = 4.2 \text{ V}$ $V_{p} = 5.0 \text{ V}$	-	1.07 1.49	_	
		$R_1 = 4.0 \Omega$, $f = 1.0 \text{ kHz}$, THD+N < 1%		1.40		W
		$V_{p} = 2.5 \text{ V}$	_	0.24	_	V V
		$V_{p}^{r} = 3.0 \text{ V}$ $V_{p} = 3.6 \text{ V}$	_	0.38 0.57	_	
		$V_{\rm p} = 4.2 \text{ V}$	_	0.83	_	
		V _p = 5.0 V	-	1.2	_	
		$R_L = 4.0 \Omega$, $f = 1.0 \text{ kHz}$, $THD+N < 10\%$	_	0.52		W
		$V_p = 2.5 \text{ V}$ $V_p = 3.0 \text{ V}$	_	0.32	_	
		$V_{p}^{r} = 3.6 \text{ V}$ $V_{p} = 4.2 \text{ V}$	-	1.125 1.58	_	
		$V_p = 4.2 \text{ V}$ $V_p = 5.0 \text{ V}$	_	2.19	_	
Efficiency	-	$R_L = 8.0 \ \Omega, f = 1.0 \ kHz$ $V_p = 5.0 \ V, P_{out} = 1.2 \ W$ $V_p = 3.6 \ V, P_{out} = 0.6 \ W$		87 87		%
		$R_L = 4.0 \Omega, f = 1.0 \text{ kHz}$ $V_p = 5.0 \text{ V}, P_{out} = 2.0 \text{ W}$ $V_p = 3.6 \text{ V}, P_{out} = 1.0 \text{ W}$	- -	79 78		

$\textbf{ELECTRICAL CHARACTERISTICS OF AMPLIFIER} \text{ (Limits apply for } T_A = +25^{\circ}\text{C unless otherwise noted)}$

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Total Harmonic Distortion + Noise	THD+N	V_p = 5.0 V, R_L = 8.0 $Ω$, f = 1.0 kHz, P_{out} = 0.25 W V_p = 3.6 V, R_L = 8.0 $Ω$, f = 1.0 kHz, P_{out} = 0.25 W	-	0.05 0.06	-	%
Common Mode Rejection Ratio	CMRR	V_p from 2.5 V to 5.5 V $V_{ic} = 0.5$ V to $V_p - 0.8$ V $V_p = 3.6$ V, $V_{ic} = 1.0$ V $V_p = 1.0$ Hz $V_p = 1.0$ kHz	- - -	-62 -56 -57	- - -	dB
Power Supply Rejection Ratio	PSRR	$V_{p_ripple_pk-pk}$ = 200 mV, R_L = 8.0 Ω , Inputs AC Grounded V_p = 3.6 V f = 217 kHz f = 1.0 kHz	- -	-62 -65	- -	dB

DC ELECTRICAL CHARACTERISTICS OF SWITCHES

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Control Input High Voltage	V _{IH}	VCC = 3.0 V VCC = 4.2 V	1.4 2.0			V
Control Input Low Voltage	V _{IL}	VCC = 3.0 V VCC = 4.2 V			0.7 0.8	V
Control Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND		±0.1	±1.0	μΑ
ON State Leakage Current	I _{COM(ON)}	0 V < V _{COM} , V _{NC} < V _{CC}		±10	±100	nA
OFF State Leakage Current	I _{NC(OFF)}	0 V < V _{COM} , V _{NC} < V _{CC}		±5	±50	nA
Quiescent Current	I _{CC}	All Channels ON or OFF, V _{IN} = V _{CC} or GND, I _{OUT} =0		±1.0	±2.0	μΑ
ON Resistance	R _{ON}	VCC = 3.0 V VCC = 4.2 V		0.4 0.35	0.5 0.4	Ω Ω
R _{ON} Flatness	R _{FLAT}	VCC = 3.0 V VCC = 4.2 V		0.16 0.11	0.20 0.14	Ω Ω
R _{ON} Matching	ΔR_{ON}	VCC = 3.0 V VCC = 4.2 V		0.05 0.05	0.05 0.05	Ω Ω

AC ELECTRICAL CHARACTERISTICS OF SWITCHES (Input $t_r = t_f = 3.0 \text{ ns}$)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t _{ON}	Turn-On Time	R_L = 50 Ω , C_L = 35 pF (Figures 43 and 44)		50		ns
t _{OFF}	Turn-Off Time	R_L = 50 Ω , C_L = 35 pF (Figures 43 and 44)		30		ns
C _{IN}	Control Pin Input Capacitance	V _{CC} = 0 V		3.5		pF
C _{NC}	NC Port Capacitance	V _{CC} = 3.3 V, V _{IN} = 0 V		60		pF
C _{COM}	COM Port Capacitance When Switch is Enabled	V _{CC} = V _{IN} = 3.3 V		200		pF
BW	Maximum On-Channel -3 dB Bandwidth or Minimum Frequency Response	V_{IN} centered between V_{CC} and GND (Figure 45)		19		MHz
V _{ONL}	Maximum Feed-through On Loss	V_{IN} = 0 dBm @ 100 kHz to 50 MHz V_{IN} centered between V_{CC} and GND (Figure 45)		-0.06		dB
V _{ISO}	Off-Channel Isolation	f = 100 kHz; V_{IS} = 1 V RMS; C_L = 5.0 pF V_{IN} centered between V_{CC} and GND (Figure 45)		-68		dB
Q	Charge Injection Select Input to Common I/O	$V_{IN} = V_{CC to}$ GND, $R_{IS} = 0 \Omega$, $C_L = 1.0 nF$ Q = $C_L \times DV_{OUT}$ (Figure 46)		38		pC
THD	Total Harmonic Distortion THD + Noise	${\rm F_{IS}}$ = 20 Hz to 20 kHz, ${\rm R_L}$ = ${\rm R_{gen}}$ = 600 $\Omega,$ ${\rm C_L}$ = 50 pF, ${\rm V_{IS}}$ = 2.0 V RMS		0.08		%
VCT	Channel-to-Channel Crosstalk	f = 100 kHz; V_{IS} = 1.0 V RMS, C_L = 5.0 pF, R_L = 50 Ω V_{IN} centered between V_{CC} and GND (Figure 45)		-70		dB




Figure 2. Test Setup for Typical Characteristics (Figures 3 - 34)

NOTES:

- 1. Unless otherwise noted, $C_i = 100$ nF and $R_i = 150$ k Ω . Thus, the gain setting is 2 V/V and the cutoff frequency of the input high pass filter is set to 10 Hz. Input capacitors are shorted for CMRR measurements.
- 2. To closely reproduce a real application case, all measurements are performed using the following loads:
 - R_L = 8 Ω means Load = 15 μH + 8 Ω + 15 μH
 - $R_L = 4 \Omega$ means Load = 15 μ H + 4 Ω + 15 μ H

Very low DCR 15 μ H inductors (50 m Ω) have been used for the following graphs. Thus, the electrical load measurements are performed on the resistor (8 Ω or 4 Ω) in differential mode.

3. For Efficiency measurements, the optional 30 kHz filter is used. An RC low-pass filter is selected with (100 Ω , 47 nF) on each PWM output.




Figure 3. Efficiency vs. P_{out} V_p = 5 V, R_L = 8 Ω , f = 1 kHz




Figure 4. Die Temperature vs. P_{out} V_p = 5 V, R_L = 8 Ω , f = 1 kHz @ T_A = +25°C




Figure 5. Efficiency vs. P $_{out}$ V $_{p}$ = 3.6 V, R $_{L}$ = 8 Ω , f = 1 kHz




Figure 6. Die Temperature vs. P $_{out}$ V $_{p}$ = 3.6 V, R $_{L}$ = 8 Ω , f = 1 kHz @ T $_{A}$ = +25°C




Figure 7. Efficiency vs. P_{out} $V_p = 5 \text{ V}$, $R_L = 4 \Omega$, f = 1 kHz






Figure 8. Die Temperature vs. P_{out} V_p = 5 V, R_L = 4 Ω , f = 1 kHz @ T_A = +25°C



100 90 Class AB DIE TEMPERATURE (°C) 80 70 V_p = 3.6 V R_L = 4 Ω 60 50 40 NLMD5820 30 20 0.2 0.4 0.6 8.0 1.0 Pout (W)

Figure 9. Efficiency vs. P_{out} $V_p = 3.6 \text{ V}$, $R_L = 4 \Omega$, f = 1 kHz

Figure 10. Die Temperature vs. P_{out} V_p = 3.6 V, R_L = 4 Ω , f = 1 kHz @ T_A = +25°C







Figure 11. THD+N vs. P_{out} V_p = 5 V, R_L = 8 Ω , f = 1 kHz

Figure 12. THD+N vs. P_{out} V_p = 4.2 V, R_L = 8 Ω , f = 1 kHz






Figure 13. THD+N vs. P_{out} V $_{\text{p}}$ = 3.6 V, R_{L} = 8 $\Omega,$ f = 1 kHz

Figure 14. THD+N vs. P_{out} V $_p$ = 3 V, R_L = 8 Ω , f = 1 kHz





Figure 19. THD+N vs. Power Out V_p = 3 V, R_L = 4 Ω , f = 1 kHz


Figure 20. THD+N vs. Power Out V_p = 2.5 V, R_L = 4 Ω , f = 1 kHz



3.0 $R_L = 4 \Omega$ f = 1 kHz 2.5 2.0 THD+N = 10% Pout (W) 1.5 THD+N = 1%1.0 0.5 0 2.5 3.0 3.5 5.0 POWER SUPPLY (V)

Figure 21. Output Power vs. Power Supply $R_L = 8 \Omega @ f = 1 \text{ kHz}$

Figure 22. Output Power vs. Power Supply $R_L = 4 \Omega @ f = 1 \text{ kHz}$







Figure 23. THD+N vs. Frequency R_L = 8 Ω , P_{out} = 250 mW @ f = 1 kHz

Figure 24. THD+N vs. Frequency $R_L = 4 \Omega$, $P_{out} = 250$ mW @ f = 1 kHz






Figure 25. PSRR vs. Frequency Inputs Grounded, $R_L = 8 \Omega$, Vripple = 200 mvpkpk

Figure 26. PSRR vs. Frequency Inputs grounded, R_L = 4 Ω , Vripple = 200 mVpkpk

TYPICAL CHARACTERISTICS OF AMPLIFIER




Figure 27. PSRR vs. Frequency V_p = 3.6 V, R_L = 8 Ω , Vic = 200 mvpkpk

Figure 28. Thermal Shutdown vs. Temperature $V_p = 5 V, R_L = 8 \Omega,$

150

160




Figure 29. Shutdown Current vs. Power Supply $R_1 = 8 \Omega$




Figure 30. Quiescent Current vs. Power Supply $R_1 = 8 \Omega$




Figure 31. Noise Floor, Inputs AC Grounded with 1 μ F $V_p = 3.6 V$





Figure 32. Noise Floor, Inputs AC Grounded with 1 μ F $V_p = 5 V$

TYPICAL CHARACTERISTICS OF AMPLIFIER



© T_A = +25°C

T_A = +25°C

T_A = -40°C

T_A = -40°C

4
2.5


3.5


POWER SUPPLY (V)

Figure 33. Turn on Time

Figure 34. Turn off Time

TYPICAL CHARACTERISTICS OF SWITCHES









Figure 36. Bandwidth vs. Frequency


TYPICAL CHARACTERISTICS OF SWITCHES



0.4 85°C 0.35 0.3 25°C 0.25 R_{ON} (Ω) -40°C 0.2 0.15 0.1 0.05 0 0 0.5 1.5 2 2.5 3 $V_{IN}(V)$

Figure 37. Total Harmonic Distortion

Figure 38. On–Resistance vs. Input Voltage $@V_{CC} = 3.0 \text{ V}$






Figure 39. On-Resistance vs. Input Voltage @ V_{CC} = 4.2 V

Figure 40. On-Resistance vs. Input Voltage





Figure 41. Isolation vs. Frequency







Figure 42. t_{BBM} (Time Break-Before-Make)







Figure 43. t_{ON}/t_{OFF}







Figure 44. t_{ON}/t_{OFF}



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $V_{\rm ISO}$, Bandwidth and $V_{\rm ONL}$ are independent of the input signal direction.

$$V_{ISO}$$
 = Off Channel Isolation = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz

$$V_{ONL}$$
 = On Channel Loss = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

 V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω

Figure 45. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}




Figure 46. Charge Injection: (Q)

DESCRIPTION INFORMATION

Detailed Description

The basic structure of the amplifier portion of the NLMD5820 is composed of one analog pre-amplifier, a pulse width modulator and an H-bridge CMOS power stage. The first stage is externally configurable with gain-setting resistor R_i and the internal fixed feedback resistor R_f (the closed-loop gain is fixed by the ratios of these resistors) and the other stage is fixed. The load is driven differentially through two output stages.

The differential PWM output signal is a digital image of the analog audio input signal. The human ear is a band pass filter regarding acoustic waveforms, the typical values of which are 20 Hz and 20 kHz. Thus, the user will hear only the amplified audio input signal within the frequency range. The switching frequency and its harmonics are fully filtered. The inductive parasitic element of the loudspeaker helps to guarantee a superior distortion value.

Power Amplifier

The output PMOS and NMOS transistors of the amplifier have been designed to deliver the output power of the specifications without clipping. The channel resistance (R_{on}) of the NMOS and PMOS transistors is typically 0.4 Ω .

Turn On and Turn Off Transitions in Case of 9 Pin Flip-Chip Package

In order to eliminate "pop and click" noises during transition, the output power in the load must not be established or cutoff suddenly. When a logic high is applied to the shutdown pin, the internal biasing voltage rises quickly and, 4 ms later, once the output DC level is around the common mode voltage, the gain is established slowly (5.0 ms). This method to turn on the device is optimized in terms of rejection of "pop and click" noises. Thus, the total turn on time to get full power to the load is 9 ms (typical).

The device has the same behavior when it is turned-off by a logic low on the shutdown pin. No power is delivered to the load 5 ms after a falling edge on the shutdown pin. Due to

the fast turn on and off times, the shutdown signal can be used as a mute signal as well.

Turn On and Turn Off Transitions in Case of UDFN8

In case of UDFN8 package, the audio signal is established instantaneously after the rising edge on the shutdown pin. The audio is also suddenly cut once a low level is sent to the amplifier. This way to turn on and off the device in a very fast way also prevents from "pop & click" noise.

Shutdown Function

The device enters shutdown mode when the shutdown signal is low. During the shutdown mode, the DC quiescent current of the circuit does not exceed $1.5 \,\mu A$.

Current Breaker Circuit

The maximum output power of the circuit corresponds to an average current in the load of 820 mA.

In order to limit the excessive power dissipation in the load if a short-circuit occurs, a current breaker cell shuts down the output stage. The current in the four output MOS transistors are real-time controlled, and if one current exceeds the threshold set to 1.5 A, the MOS transistor is opened and the current is reduced to zero. As soon as the short-circuit is removed, the circuit is able to deliver the expected output power.

This patented structure protects the NLMD5820. Since it completely turns off the load, it minimizes the risk of the chip overheating which could occur if a soft current limiting circuit was used.

Dual SPST Switch

The NLMD5820 features an integrated dual SPST analog switch. The control for the switch is operated independently of the amplifier, allowing the audio system a choice between routing signals through the amplifier or letting them pass unaffected through the switch. When the switch is open, it maintains significant off isolation to minimize the effects of the amplifier output on the system.

APPLICATION INFORMATION

NLMD5820 PWM Modulation Scheme

The NLMD5820 uses a PWM modulation scheme with each output switching from 0 to the supply voltage. If $V_{in} = 0$ V outputs OUTM and OUTP are in phase and no current is flowing through the differential load. When a positive

signal is applied, OUTP duty cycle is greater than 50% and OUTM is less than 50%. With this configuration, the current through the load is 0 A most of the switching period and thus power losses in the load are lowered.




Figure 47. Output Voltage and Current Waveforms into an Inductive Loudspeaker DC Output Positive Voltage Configuration

Voltage Gain

The first stage is an analog amplifier. The second stage is a comparator: the output of the first stage is compared with a periodic ramp signal. The output comparator gives a pulse width modulation signal (PWM). The third and last stage is the direct conversion of the PWM signal with MOS transistors H-bridge into a powerful output signal with low impedance capability.

With an 8 Ω load, the total gain of the device is typically set to:

$$\frac{300 \text{ k}\Omega}{\text{Ri}}$$

Input Capacitor Selection (Cin)

The input coupling capacitor blocks the DC voltage at the amplifier input terminal. This capacitor creates a high-pass filter with $R_{in},$ the cut-off frequency is given by $\mbox{Fc} = \frac{1}{2 \times \pi \times R_i \times C_i} \, . \label{eq:figure}$

When using an input resistor set to 150 k Ω , the gain configuration is 2 V/V. In such a case, the input capacitor selection can be from 10 nF to 1 μ F with cutoff frequency values between 1 Hz and 100 Hz. The NLMD5820 also includes a built in low pass filtering function. It's cut off frequency is set to 20 kHz.


Optional Output Filter

This filter is optional due to the capability of the speaker to filter by itself the high frequency signal. Nevertheless, the high frequency is not audible and filtered by the human ear. An optional filter can be used for filtering high frequency signal before the speaker. In this case, the circuit consists of two inductors (15 μ H) and two capacitors (2.2 μ F). The size of the inductors is linked to the output power requested by the application. A simplified version of this filter requires a 1 μ F capacitor in parallel with the load, instead of two 2.2 μ F connected to ground).

Cellular phones and portable electronic devices are great applications for Filterless Class–D as the track length between the amplifier and the speaker is short, thus, there is usually no need for an EMI filter. However, to lower radiated emissions as much as possible when used in filterless mode, a ferrite filter can often be used. Select a ferrite bead with the high impedance around 100 MHz and a very low DCR value in the audio frequency range is the best choice. The MPZ1608S221A1 from TDK is a good choice. The package size is 0603.

Optimum Equivalent Capacitance at Output Stage

If the optional filter described in the above section isn't selected. Cellular phones and wireless portable devices design normally put several Radio Frequency filtering capacitors and ESD protection devices between Filter less Class D outputs and loudspeaker. Those devices are usually connected between amplifier output and ground. In order to achieve the best sound quality, the optimum value of total equivalent capacitance between each output terminal to the ground should be less than or equal to 150 pF. This total equivalent capacitance consists of the radio frequency filtering capacitors and ESD protection device equivalent parasitic capacitance.






Figure 48. Advanced Optional Audio Output Filter

Figure 49. Optional Audio Output Filter




Figure 50. Optional EMI Ferrite Bead Filter




Figure 51. NLMD5820 Application Schematic with Fully Differential Input Configuration




Figure 52. NLMD5820 Application Schematic with Fully Differential Input Configuration and Ferrite Chip Beads as an Output EMI Filter




Figure 53. NLMD5820 Application Schematic with Differential Input Configuration and High Pass Filtering Function




Figure 54. NLMD5820 Application Schematic with Single Ended Input Configuration





Figure 55. NLMD5820 Application Schematic Using Switches as Optional Bypass


PACKAGE DIMENSIONS


UDFN16 3.2x2.4, 0.4P CASE 517AL-01 **ISSUE O**



С


ΙE





PIN ONE REFERENCE

0.10 С




BOTTOM VIEW

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL
 AND IS MEASURED BETWEEN 0.15 AND
 0.30 mm FROM THE TERMINAL TIP.
 COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.60		
A1	0.00	0.05		
A3	0.13	REF		
b	0.15	0.25		
D	3.20	BSC		
D2	2.70	2.90		
E	2.40	BSC		
E2	1.00	1.20		
е	0.40	BSC		
K	0.20			
L	0.30	0.50		

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163. Denver. Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative